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Abstract
The nanodot memory is an emerging non-volatile memory device concept where isolated
nanocrystals are used as charge storage nodes instead of a classical poly-Si floating gate.
As a combination of ion implantation and subsequent annealing, the versatile method of
ion beam synthesis is used in this thesis to prepare tiny Ge and Si nanocrystals in very
thin gate oxides. During the thermal treatment after Ge+ implantation an enhanced
diffusion of Ge in the oxide is obtained which leads to a considerable Ge redistribution as
well as to a partial loss of the implanted Ge. Both effects were studied in detail including
a model of Ge diffusion in SiO2. Due to a self-organizing process, a narrow layer of Ge
nanocrystals forms in SiO2 in vicinity to the Si substrate which is a desired configuration
for nanodot memory devices. Metal-oxide-semiconductor capacitor devices were prepared
to study the electrical characteristics of the Ge and Si nanocrystal containing gate oxides
by means of capacitance-voltage and current-voltage measurements. Additionally, in this
thesis a transient electrical model was developed to describe the charging characteristics
of such devices as a function of the programming voltage pulse height and duration with
respect to the tunneling oxide thickness, nanocrystal size and density. Based on this
model, for the first time the statistics of the individual tunneling distances between the
nanocrystals and the Si substrate were obtained from simple programming characteristics.
For Si and Ge implanted gate oxides leakage current characteristics were calculated with
convincing agreements to the current-voltage measurements. It is shown that the leakage
current depends mainly on the location of the nanocrystals in the gate oxides and not
on implantation related oxide defects. The structural information needed for all these
investigations were deduced from energy filtered transmission electron micrographs and
Rutherford backscattering spectrometry.
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Kurzfassung
Der Nanodot-Speicher geho¨rt gegenwa¨rtig zu den meist diskutiertesten Konzepten fu¨r
zuku¨nftige nicht-flu¨chtige Speicherbauelemente. Dabei werden statt eines poly-Silizium
”Floating Gates” isolierte Nanokristalle zur Ladungsspeicherung verwendet. Fu¨r diese
Dissertationsarbeit wurden in sehr du¨nnen Gateoxiden winzige Ge und Si Nanokristalle
mittels Ionenstrahlsynthese hergestellt, einer Kombination aus Ionenimplantation und
anschliessender Ausheilung. Wa¨hrend der thermischen Behandlung nach der Ge+ Im-
plantation wurde im Oxid eine erho¨hte Diffusion des Germaniums beobachtet, welche
sowohl eine Umverteilung des Ge auch einen teilweisen Verlust des implantierten Germa-
niums zur Folge hatte. Beide Effekte wurden im Detail untersucht und ein Modell fu¨r
die Ge-Diffusion in SiO2 aufgestellt. Ein selbst-organisierender Prozess sorgt dafu¨r, dass
sich Ge Nanokristallen vorwiegend in einem eng begrenzten Bereich im Oxid nahe des Si
Substrates - eine gewu¨nschte Anordnung fu¨r Nanodot-Speicherbauelemente - formieren.
Metall-Oxid-Halbleiter Kapazita¨tsbauelemente wurden hergestellt, um die elektrischen
Eigenschaften der Ge- und Si-haltigen Gateoxide mittels Kapazita¨ts-Spannungs- und
Strom-Spannungs-Messungen untersuchen zu ko¨nnen. Zudem wurde in dieser Arbeit
ein elektrisches Modell zur Beschreibung des transienten Beladeverhaltens der Baule-
mente entwickelt unter Beru¨cksichtigung der Ho¨he und Dauer der Programmierspan-
nungspulse. Insbesondere die Abha¨ngigkeiten von der Tunneloxiddicke, sowie der Gro¨ße
und Fla¨chendichte der Nanokristalle konnten damit untersucht werden. Basierend auf
diesem Modell konnte zum ersten Mal die statistische Verteilung individueller Tunneld-
istanzen zwischen den Nanokristallen und dem Si Substrat analysiert werden und zwar
aus dem Verhalten einfacher Programmierkennlinien. Daru¨ber hinaus wurden fu¨r die Si
und Ge implantierten Gateoxide Leckstrom-Charakteristika berechnet, die u¨berzeugende
U¨bereinstimmungen mit den gemessenen Strom-Spannungskennlinien aufweisen. Dabei
konnte gezeigt werden, dass der Leckstrom im Wesentlichen durch den Ort der Nanokristal-
le im Oxid definiert ist und nicht durch implantationsbedingte Oxiddefekte. Die beno¨tigten
strukturellen Informationen wurden mittels energiegefilterter Transmissionselektronen-
mikroskopie und Rutherford-Ru¨ckstreu-Spektrometrie erlangt.
Schlagworte: Ionenimplantation, Nanokristalle, nichtflu¨chtige Speicherbauelmente
Keywords: ion implantation, nanocrystals, non-volatile memory
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1 The nanocrystal-based memory
device
1.1 Introduction
Semiconductor Si and Ge nanocrystals (NC’s) are very promising materials in silicon
based memory and optoelectronic technologies fully compatible to modern complemen-
tary metal oxide semiconductor (CMOS) processing. In the mid 1990s Tiwari et al.
introduced a Si NC based memory device with an auspicious performance [1]. Band-to-
band recombination of confined excitons in the NC’s yields a near-infrared luminescence
which is much more efficient than that of bulk silicon (internal photoluminescence quan-
tum efficiency of about 59% [2]). Due to quantum confinement tiny Si NC’s (typically of
1 - 4 nm diameter) show also a size tunable electronic bandgap with the option of light
emission or absorption at different wavelengths. Thus, the expectable optical applica-
tions of Si quantum dots span from Si NC based laser devices [3, 4] to a new generation
of photovoltaic solar cells [5]. Very promising, recently, a field-effect electroluminescence
in silicon nanocrystals has been demonstrated [6, 7].
In the past decades dramatic improvements have been achieved in the silicon technol-
ogy and the related device performances. In 1965 Gordon E. Moore predicted that the
complexity (the number of transistors in an integrated circuit) increases roughly with a
factor of two per year [8], which was refined in 1975 to a period of two years. Since that
time this rule - called ”Moore’s law” - has a self-fulfilling prophecy as the entire micro-
electronic industry adapted this as a goal for their product and engineering roadmap.
The International Technology Roadmap for Semiconductors (ITRS), which documents
the current technology standards, uses this law to predict the device performances and
technology demands for about the next 15 years [9]. Actually, one of the most difficult
challenges for emerging research devices is attributed to the development of an electrically
accessible high speed and high density non-volatile memory. It was found that the most
limiting factor to increase the microprocessor program executing performance is the slow
access to external storage media, e.g. to magnetic hard drives. A nanoscale non-volatile
memory device is thought to improve the information throughput significantly, with the
potential to ”initiate a revolution in computer architecture” [9]. According to the actual
roadmap there are two most promising candidates of emerging memory devices [9]. The
nanofloating gate device includes all concepts which utilize a charge storage in discrete
traps; the nanocrystal (also known as nanodot or multidot) memory depends to this
type. The other concept considers a floating gate device with an engineered (graded or
”crested”) tunnel barrier with the consequence of the introduction of new tunnel oxide
1
Chapter 1: The nanocrystal-based memory device
Sisubstrate
Source Drain
Gate
Floating Gate
sidewall
spacer
tunneling
oxide
control
oxide
e-
Vgate
VfgC1
C2
Jout,gate
Jout,subJ in,sub
J in,gate
(a) (b)
Figure 1.1: (a) Schematic of an EEPROM non-volatile memory transistor cell in cross-
sectional view. Programming and erasing occurs due to a charge exchange between the
floating gate and the Si substrate across the tunneling oxide. A single leakage path
through this oxide induces a complete discharge of the floating gate and, thus, complete
data loss. (b) Simplified capacitor model of a floating gate memory device.
materials like Al2O3 or HfO2 (see the following sections and Fig. 1.8 for details).
This thesis is aiming at nanocrystal memory devices and their electrical characteristics,
whereas the Si (and Ge) nanocrystals are synthesized in 20 nm thin gate oxides by ion
implantation and subsequent annealing. Both processes used in ion beam synthesis are
widely accepted in the microelectronic industries, they are well-known and cost-effective.
1.2 Basics of non-volatile memory devices
The most popular form of a conventional non-volatile memory is the Electrically Erasable
and Programmable Read-Only Memory (EEPROM). As schematically shown in Fig. 1.1,
this device consists of an isolated highly doped poly-Si layer, called floating gate, em-
bedded in the gate oxide of a metal-oxide-semiconductor (MOS) field effect transistor
(FET) [10]. An alternative is the silicon-oxide-nitride-oxide-silicon (SONOS) memory
device where the poly-Si floating gate is exchanged by a charge trapping Si3N4 layer [see
Fig. 1.2(b)] [10]. In modern data storage devices like memory cards, USB sticks, or solid
state drives, we find floating gate devices integrated in a Flash memory architecture which
implies block-wise erase at once. Electrons, which are injected from the Si substrate (the
Si channel) into the floating gate by Fowler-Nordheim (F-N) tunneling or channel-hot-
electron (CHE) injection, cause a shift of the threshold voltage of the transistor which is
analyzed sensing the source-drain current (for details see Ref. [10]). The most relevant
parameters to evaluate the performance of a single memory transistor cell are [10]
 the programming characteristics which shows the shifting of the threshold volt-
age as a function of the applied programming voltage and time;
 the device retention indicating the ability to retain the stored charge as a function
2
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of the storage time (> 10 years are required for real non-volatility);
 the endurance characteristics revealing the memory device reliability as a func-
tion of the number of applied write/erase cycles. EEPROM cells hold typically 106
cycles without significant changes in the threshold voltages in the programmed or
erased states.
An overview of Flash memory cells and their basic principles is given in Refs. [10], [11].
Disregarding the source and drain contacts to reduce the memory transistor to a metal-
oxide-semiconductor (MOS) capacitor device, the potential of the floating gate (Vfg)
simplifies to
Vfg =
C2
C1 + C2
Vgate +
Qfg
C1 + C2
(1.1)
with the capacitances of the tunneling and control oxide C1 and C2 (in units of F/ cm
2),
respectively [see Fig. 1.1(b)]. Vgate is the potential of the gate with respect to the Si
substrate. The charge density stored at the floating gate Qfg changes with time t as
electrons or hole are transferred through the tunneling or control oxide contributing to
the positive or negative current density Ji in Eq. (1.2).
Qfg(t) =
∫ t
0
∑
Ai
Ji[Ei(t)]dt (1.2)
Ai subsume all areas of charge injection (or ejection) toward (or from) the floating gate.
The electrical fields Ei across the tunneling and control oxides are themselves a function
of Vcg and Qfg implicitly [10]. As a consequence, Eq. (1.2) can not be solved directly.
One way to handle this problem is to calculate the internal potentials and the amount
of charges numerically solving this equation iteratively as a function of the programming
time, for instance, with very small time increments. Discussing the data retention of a
Flash memory device usually a temperature activated process is considered for the charge
loss following the Arrhenius law (EA is its activation energy, tR the retention time, and
t0 the retention time corresponding to an infinite temperature) [12].
tR = t0 e
EA/kT (1.3)
As mentioned by De Salvo et al. [12] the measured EEPROM retention data loss charac-
teristic has an exponential temperature dependence with T and not with 1/T as predicted
by Eq. (1.3). This behavior is explained by the temperature dependence of the Fowler-
Nordheim tunneling current which is the dominant charge loss mechanism in classical
floating gate devices.
The conventional floating gate memory device suffers mainly from its sensitivity to
oxide defects. A single defect or trap within the tunneling oxide can open leakage paths to
deplete the floating gate leading to a complete data loss and memory device failure. Such
defects are, for instance, generated during write/erase cycling, i.e. electron in-/ejection
at high electrical fields across the tunneling oxide, which results in the so called ”stress
induced leakage currents” (SILC) [13]. As the performance of such a classical floating
3
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Figure 1.2: Different charge trapping non-volatile memory concepts, the nanocrystal-
based (a) and SONOS memory device (b). In both cases the charge is trapped at
individual storage nodes, at nanocrytals (a) or natural silicon-nitride traps (b).
gate memory device depends crucially on the quality of the tunneling oxide, an oxide
thickness of at least 7 nm is needed to ensure real non-volatility. As a consequence, the
conventional Flash EEPROM still suffers from high programming voltages (e.g. ≥ 15 V)
resulting in high electrical oxide fields during write-/erase operation and, thus, hot-carrier
degradation of the tunneling oxide limiting the retention and endurance memory device
performance. This contradicts to design rules for further device scaling to achieve higher
data densities where the shrinking of the transistor dimensions also includes a decreasing
tunneling oxide thickness.
1.3 Nanocrystal memory device characteristics
In the mid 1990s Tiwari et al. [1, 14] proposed a nanocrystal based memory device to
overcome expectable limitations for the conventional non-volatile memory device concepts
(oxide thickness scalability, operation at lower voltages, power consumption, write/erase
speed etc.). As the most prominent approach for the nano-floating gate memories - ac-
cording to the actual International Technology Roadmap for Semiconductors (ITRS) [9] -
this topic has dominated the research activities of emerging memory devices over the past
10 years (Fig. 1.8). The nanocrystal memory has an outstanding advantage over other
memory concepts (e.g. magnetic or ferroelectric memories) as it is easily integratable in
conventional silicon technology and CMOS processing. As shown in Fig. 1.2(a) in such
a device the floating gate is replaced by a layer of tiny (much smaller than 10 nm in di-
ameter) semiconductor (Si, Ge) nanocrystals embedded in SiO2 well separated from each
other and the Si/SiO2 interface. In Fig. 1.3 its working principle is illustrated. Charges
are transferred from the Si substrate into three-dimensionally confined nanocrystals by a
direct tunneling mechanism, which promises fast operation at room temperature at low
gate voltages and low power consumption [1]. These charges stored within the gate oxide
of the transistor cause a shift of the onset characteristic which can also be traced on MOS
4
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Figure 1.3: Schematic band diagram of write, store and erase operations (a-c) for charge
storage in a nanocrystals containing memory device after Ref. [1].
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Figure 1.4: Shifting of (a) the subthreshold I-V characteristic of a memory n-FET transis-
tor or (b) the C-V characteristic of a NC containing MOS capacitor device demonstrating
schematically the initial, the programmed (PGM), and erased state (ERS) of the device.
capacitor devices (see Fig. 1.4). Due to an isolating spacing between the nanocrystals, a
charge dispersion within this layer is suppressed and, thus, also a complete spontaneous
charge loss through a single oxide leakage path to the substrate is avoided. This enables
a low voltage operation with direct tunneling through a thinner oxide layer (dox< 5 nm)
where high electrical fields with hot-carrier oxide degradation are not necessary any-
more [1]. Thus, the charge storage in nanocrystals instead of in a conventional floating
gate offers several attractive advantages:
 fast write and erase processes become possible due to large current densities
in the direct tunneling regime,
 avoidance of hot carriers enables an extremely reduced oxide degradation in
comparison to conventional Flash or nitride trapping devices (SONOS),
 operation at smaller voltages in the direct tunneling regime with lower power
consumption than EEPROMs
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 with the perspective of acceptable retention time and also non-volatility,
 in combination with a simple fabrication process and therefore low costs.
As this device is usually numerously embedded in NOR or NAND architectures also
additional advantages appear, e.g., a decreased floating-gate capacitance coupling or
suppression of ”erratic bits” and drain-turn phenomena (see Ref. [15] for details).
The magnitude of the threshold shift ∆Vt, which separates the programmed ”1” or
erased ”0” state of the device from the initially uncharged state, is approximately given
by
∆Vt =
nqNnc
εox
(
dcox +
1
2
εox
εnc
dnc
)
. (1.4)
There, n represents the averaged number of charges per nanocrystal and q the electron’s
charge. εox and εnc are the dielectric constants of the oxide (usually SiO2) and the
NC’s, respectively. A similar equation [Eq.( 4.7)] describes the shift of the flatband
voltage Vfb of the C-V characteristic of a MOS capacitor device (see also Fig. 1.4).
Considering a mono-dispersed array (Nnc = 3×1012 cm−2) of Ge nanocrystals embedded
in SiO2 (dnc = 2 nm) as shown in Fig. 1.2(a), a considerable threshold voltage shift of
about 2 V is achieved assuming one stored charge per nanocrystal and a typical control
oxide thickness dcox of 15 nm (εnc = 16 ε0, ε0 is the permittivity of free space [16]). A key
parameter of the nanocrystal memory programming performance is - with experimental
evidence [17] - the areal coverage ratio of the nanocrystals Rnc and not only the areal dot
density Nnc as predicted in Eq. (1.4) [18].
Rnc = Anc/Atot =
pi
4
d 2ncNnc < 1 , (1.5)
Anc is the projected area of the square NC surfaces and Atot the total device (gate) area.
This ratio defines the effective tunneling oxide areal fraction available for nanocrystal
charging and is, thus, besides the tunneling oxide thickness and tunneling barrier heights,
a key parameter for the programming and erase time performance. As a consequence, the
nanocrystal size and density are crucial parameters with respect to NC formation. The
scalability of a nanocrystal-based memory device demands a NC density considerably
exceeding Nnc = 1×1012 cm−2 in order to ensure a clear separation between the ”1” and
”0” memory states [19]. Each cell transistor has to contain a sufficient number of NC’s
without significant deviations in the programming and erase performance from device
to device. At the same time charge propagation between the NC’s should be inhibited
with a minimum inter-nanocrystal distance of about 3 nm, for instance. In any case the
distance between the nanocrystals should be larger than the distance to the Si substrate
(the tunneling oxide thickness) [20]. In a simple approximation of uniformly distributed,
monodispersed nanocrystals in a floating gate layer as shown in the inset of Fig. 1.5, the
NC density can be easily deduced by
Nnc =
1
a2
=
1
(∆ + dnc) 2
(1.6)
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for a known NC size dnc and a tunneling distance ∆ between two nearest neighbored ones
(a is the ”lattice constant” of the NC array). As shown in Fig. 1.5 with these assumptions
a density of about 3×1012 cm−2 is only achievable with a NC size of dnc≤ 3 nm. Thinking
about a suitable NC preparation technique, it is an excellence of the ion beam synthe-
sis method to fulfill these demands easily without particular time and money spending
efforts.
1.4 Synthesis of nanocrystals and first demonstrated
Mbit memory arrays
Numerous efforts have been carried out to prepare Si nanocrystals in host matrices, prefer-
ably in a high density. Besides ion beam synthesis [21] - which is the topic of this thesis
and discussed in detail in chapter 2 - manifold deposition techniques were reported. An
overview is given by De Blauwe [22]. An aerosol technique was investigated [23], chem-
ical vapor deposition (CVD) [24, 25, 26], and also amorphous-Si or Si-rich oxide layer
physical vapor deposition (PVD) [27, 28], whereas the NC formation occurs during a
recrystallizing annealing treatment. From these methods the CVD provides the best
control over size and density of the nanocrystals (details of this method are reported
by Rao et al. [25]): SiH4 molecules adsorb on the previously thermally-grown tunneling
oxide layer surface and dissociate there building Si adatoms. These atoms work either as
7
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centers to form new nuclei or are consumed by existing and growing NC’s by surface diffu-
sion [25]. Usually, the reported nanocrystal density is in the range between 1×1011 cm−2
and 1×1012 cm−2 with a mean NC diameter of about 5 nm. The highest dot density ever
reached by (low pressure) CVD in the literature is Nnc = 2×1012 cm−2 with a mean dot
size of about 3 nm using highly hydroxylated SiO2 [24]. Also the preparation of Si NC’s
on alumina was reported, which is important for a future application of NVM devices
using high-k materials [29]. Similar and also alternative methods are reported for the
formation of Ge NC’s in SiO2, e.g., the Ge or Ge/SiO2 co-sputtering [30], an oxidation
of Si1−xGex layers [31], a reduction of CVD Si0.75Si0.25O2 layers by H2 [32], molecular
beam epitaxy [33], the sol-gel method [34], and also ion implantation [35, 36, 37]. Addi-
tionally, a Ge/Si hetero-nanocrystal memory device was discussed [38]. Metal NC’s are
usually prepared by e-beam evaporation and subsequent annealing (Au, W, Ag, Pt) [39],
Au sputtering [40] or via decomposition of sputtered Au0.25Si0.75 or W5Si3 silicide lay-
ers [41, 42]. A double CoSi2 layer was produced by subsequent a-Si/Co/a-Si electron
beam evaporation and plasma enhanced CVD [43]. Recently, a hexagonal-ordered array
of Co NC’s was prepared in a very small size distribution using diblock copolymer micelle
templates with embedded Co [44].
Freescale (formerly known as Motorola) launched in 2003 first functional 4-Mbit Si
nanocrystal-based non-volatile memory cell arrays and later on also 24-Mbit cell ar-
rays [45]. The memory devices were easily integrated in a standard CMOS flow at low
costs (a conventional 90 nm technology process) working at a maximum chip voltage of
6 V with sub-10µs programming and sub-100 ms erase times [46]. The total memory size
was reduced approximately by a factor of two in comparison to a conventional floating
gate nonvolatile memory device [46]. The Si nanocrystals were prepared by CVD in an
areal density ranging between 5×1011 cm−2 and 1.1×1012 cm−2. It should be mentioned
that Freescale uses the nanocrystal memory device mainly in automotive applications,
which has the most critical and challenging data safety demands [47]. Nitride memory
devices, as discussed in chapter 1.7, suffer from the required writing operations using
channel-hot electrons with the consequence of an early tunneling oxide wear out. In con-
trary, nanocrystal memories utilize direct or Fowler Nordheim tunneling processes with
a weaker oxide destruction potential.
1.5 Quantum confinement and Coulomb blockade effect
Dealing with particles on nanometer scales quantum size effects have to be taken into
account. Contrary to metal NC’s, where the valence and conduction bands overlap,
semiconductor NC’s exhibit a strongly size-dependent energy gap. If the semiconductor
nano-particle diameter is below the order of the Bohr exciton (radius of this material),
quantum confinement effects become relevant, which leads to an increasing band gap
with decreasing particle size [48, 49, 50].
E = Eg +
~2pi2
2r2
[
1
me
+
1
mh
]
− 1.8e
2
εr
+
e2
r
∞∑
n=1
an
(
S
r
)2n
(1.7)
8
1.6 Data retention limitations and concepts of improvement
The lowest excited 1s state E (with respect to the bulk bandgap Eg) depends on the
electron-hole quantum localization (first term), the Coulomb attraction (second term) and
polarization (third term). r is the radius of the nano-particle, me and mh the electron
and hole masses, respectively, and h Planck’s constant. an depends on the dielectric
properties of the particle and the host and S is a position variable inside the NC sphere
which has the dielectric coefficient ε. Due to quantum confinement the continuum of
electronic transitions within the bands splits into separate energy levels. From the Bohr
exciton radius in Si and Ge of 4.3 and 24.3 nm [51], respectively, a more pronounced
quantum confinement effect can be expected in case of Ge than of Si NC’s of 2 - 3 nm
size. The analysis of photoluminescence spectra of, e.g., Si NC’s [52, 53, 54] gives a
hint of the real NC band-gap energy and NC size evolution during annealing due to
band-to-band radiative recombination of confined electron-hole pairs [55, 56]. However,
to obtain the NC size directly from the luminescence energy is very difficult, because
the band-gap energy is also dependent on the kind of NC surface passivation [57, 58].
Considering hydrogen or oxygen bonds at the NC rim, which is likely in case of Ge or
Si NC’s being embedded in SiO2, the band-gap widening due to quantum confinement is
strongly quenched [57].
The basis of single-electron device concepts in quantum-dot structures, which are em-
bedded in tunnel-junction systems, is the Coulomb blockade effect [59, 60]. Thinking
about a room temperature application such phenomena only matter if the classical elec-
trostatic charging energy Ec
Ec =
e2
2C
 kT (1.8)
is much higher than the thermal energy (k is the Boltzmann constant and T the tem-
perature). C = 2piεr is the self-capacitance of a nanocrystal with radius r which is em-
bedded in a matrix with dielectric constant ε. The typical staircase-like current-voltage
characteristic derives from a quantization effect in a charging experiment of a single nan-
odot; an external bias voltage Vb has to be higher than a discrete threshold value of
Vb = e/C to charge the dot with another electron [61]. In single Si nanocrystals these
coulomb blockade effects were studied by scanning tunneling spectroscopy [62]. Single-
electron transistors suitable for low power operation have been demonstrated working
at room temperature [63, 64] and also single-electron memory applications were dis-
cussed [65, 66, 67, 68]. In multi-nanocrystal memory devices the coulomb blockade effect
is utilized to improve the retention time with self-aligned doubly-stacked dots [69] (see
also chapter 1.6). However, single electron charging and discharging phenomena were
detected even in ultrascaled Si NC memories [70].
1.6 Data retention limitations and concepts of
improvement
Nanocrystal memory devices with a tunneling oxide thickness of dtox≥ 5 nm, where the
programming and erase operations are carried out by Fowler Nordheim tunneling, show
9
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By applying a positive pulse voltage, electrons are injected
efficiently from the conduction band of silicon substrate to
the conduction band of nanocrystals.7 In the present charge
retention mode where the substrate is held at a flat-band
point, the electric field across the tunneling oxide layer can
be ignored. Since the band edge of the nanocrystal is higher
than that of substrate due to three-dimensional quantum con-
finement effect, physically, electrons located on the conduc-
tion band will easily tunnel back to the substrate. Evidently,
the assumption that the injected electrons are stored domi-
nantly on the conduction band cannot explain the observed
long-term retention behaviors, especially in the case of more
than one electron stored in a nanocrystal. A simple and natu-
ral explanation is that the injected electrons are stored at
deep trapping centers, as shown in Fig. 4.
In the injection process under applying a positive volt-
age, the electrons injected into a nanocrystal will first fill the
empty states, where the trap level is deeper, and then fill the
states where the level is shallower. The consequence of
nanocrystals is to increase both the electrostatic repulsive-
ness as well as occupation. For each electron injected to the
nanocrystal one must add a Coulomb charging energy DEq ,
proportioning to the number N of electrons already present.
A deep trap usually is a strongly localized state, its ionization
energy does not be changed by the DEq , but the total trap
energy ET is raised by the DEq . If the ET is higher than the
conduction band edge of silicon substrate, the corresponding
trapped electron will also tunnel back to the substrate easily.
Therefore, the number of trapped electrons is dominantly
related to the number of deep traps, and larger V fb shift could
be achieved by nanocrystals with more deep traps. Similarly,
the trapped electrons have such a spatial distribution, where
the injected electron will first fill the trap located close to the
gate side where electron energy is lower.
For the long-term loss of trapped electrons, in principle,
there are two possible processes ~Fig. 4!. The first is the
direct tunneling from the traps to the interface states at
SiO2 /Si substrate ~process 2!. Evidently, the decrease in the
interface states would consequently reduce the charge-loss
rate. The second is the indirect process involving the ther-
mally detrapping of electrons to the conduction band and
then tunneling back to the substrate ~process 311!. A deeper
trap level in nanocrystal is desirable for suppressing this kind
of thermal activation. In a nanocrystal, the quantum confine-
ment induces an enhancement of the ionization energy,
which is simply equal to the shift of the band edge. From the
observed dependence of the charge-loss rate on the interface
trap density and temperature, as a conclusion, it could be
suggested that the charges tunneling from the traps to the
interface states at SiO2 /Si substrate ~process 2! determines
the long-term charge retention in the present samples. It is
important to note that the traps and defects at the internal/
surface of nanocrystals and the interface states at the SiO2 /Si
substrate play different roles in the charge-loss process, re-
spectively. Smaller number of the interface states would ef-
fectively result in lower tunneling rate, and then, longer re-
tention time.
In summary, we have investigated the charge storage
characteristics in the MOS memory structures based silicon
nanocrystals mainly using C – V measurement techniques.
The experimental evidence for the effects of traps on the
charge storage characteristics has been demonstrated. The
model of deep trapping centers including three-dimensional
quantum confinement and Coulomb charge effect has been
developed to explain successfully the observed long-term
charge storage behaviors. A long retention time can be
achieved by introducing a certain number of deep trapping
centers in nanocrystals and decreasing the interface states at
SiO2 /Si substrate.
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Figure 1.6: A schematic band diagram (taken from Ref. [71]) to illustrate different charge
loss mechanisms of a Si NC containing memory structure (À: direct tunneling of electrons
from the NC’s conduction band to the substrate, Á: direct tunneling of electrons from NC
traps to unoccupied states at the Si substrate/SiO2 interface, Â: thermally detrapping
of electrons to the NC conduction band).
real nonvolatile behavior (charge storage up to 10 years) even at a data retention test
performed at a high temperature (T = 250◦C) [15]. The performance of devices, which
operat in the direct tunneling regime (dtox≤ 3.5 nm), is rather DRAM-like or quasi-
(short term)-nonvolatile than real (long term) non-volatile as the data retain only for
minutes, hours or days (see Fig. 1.8, for instance). Considering Si NC’s as data stor-
age nodes, the electrons are supposed to be stored in the conduction band of the NC.
Due to the th e-dime sional quantum confinement in the embedded NC’s this level is
energetically higher than the Si substrate conduction band level. Especially in case of
more than one electron stored in the NC’s, these electrons can easily tunnel back to the
substrate, which is discussed to be the main reason of a short data retention (see process
À in Fig. 1.6) [71]. Considering this ”intrinsic” discharging process of a floating-gate
like array of nanocrystals a minimum oxide thickness of 4.2 nm is required (for uncycled
memories) to guarantee data storage of about 10 years [20]. But, as a trade-off, such a
tunneli g oxide thickness ecessi ates longer write times and/or higher programming and
erase voltages than those working mainly in the direct tunneling mode. Using Ge instead
of Si NC’s a long retention time was reported [21], which might be related to the smaller
or shifted band gap position of Ge NC’s with respect to that of the silicon substrate (see
also chapter 6).
Shi et al. argued that a long-term data storage at Si NC’s is related to charge capture
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at traps located at the Si NC/SiO2 interface [71, 72] (see Fig. 1.6). Due to their energy
position the trapped charges see a higher barrier for back-tunneling, which is supposed
to improve the data retention [20]. As thermal activated processes were found not to be
dominant [72, 73], a mechanism of charge loss via detrapping and direct back-tunneling
(processes Â + À in Fig. 1.6) seems not to be likely. A long-term charge storage was
attributed to a charge loss involving traps located at the Si substrate/tunneling oxide
interface (with density Dit) as indicated by process Á in Fig. 1.6 [71, 72]. Thus, a low
density of interface states there would result in a lower tunneling rate from the NC’s to
the Si substrate and thus in a longer data retention [72]. But, the quality of this interface
is very sensitive to process deviations and stress from device cycling during operation.
Thus, different concepts are discussed to overcome the constrained performance of the
”intrinsic” data retention. Likharev [74] introduced the idea to engineer the shape the
of the tunneling oxide barrier with a stack of layered barriers using high-k materials like
Al2O3 or HfO2. Also self-aligned doubly stack Si dots show an improved charge retention,
where a smaller Si dot is located directly below a bigger one [69]: A stronger quantum
confinement and Coulomb blockade of the smaller (charged) NC causes an additional
energy barrier for charges stored in the upper dot. A similar effect was recently shown
for a double layer of CoSi2 NC’s [43]. Utilizing the energy difference between the valence
band level of the Ge NC’s and the Si substrate or NC’s, an improved data storage can
be expected using Ge NC’s instead of Si NC’s [21, 75] or Ge/Si hetero-nanocrystals,
respectively [38].
Work function engineering is discussed mainly with respect to a replacement of the
semiconductor NC’s by metal NC’s [39]. Metal NC’s reveal a variety of barrier heights
to the surrounding gate oxide and a well known Fermi energy level due to negligible
quantum confinement. In contrary to semiconductor NC’s [72], traps at the metal/oxide
are supposed to be of subordinate importance, whether due to the high density of states
or due to chemical stability of noble metals [76]. For devices containing Au, Ag or Pt
NC’s operating in the F-N tunneling regime (dtox = 5 nm) a data retention of up to 10
6 s
and also multibit-per-cell storage capability was demonstrated (see chapter 1.7) [77, 78].
1.7 Charge trapping memories, a multibit non-volatile
memory cell and new materials
In competition with the classical poly-Si or nanocrystal based floating gate-type non-
volatile memory is the very old charge trapping SONOS (silicon-oxide-nitride-oxide-
silicon) or MONOS concept (using a metal gate electrode instead of silicon) [79, 80, 81].
An embedded silicon nitride (Si3N4) layer [see Fig. 1.2(b)] provides a considerable density
of natural discrete traps, which allow a storage of both charge polarities in almost the
same amount. The Si3N4 layer, which replaces the poly-Si floating gate in the classical
Flash cell, is usually prepared by low-pressure chemical vapor deposition (LPCVD) [82].
The success of such devices was very limited suffering from a so called ”erase saturation
effect”, where during Fowler-Nordheim erase the traps are refilled by electrons injected
11
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Figure 1.7: Concept of multibit charge trapping taken from Ref. [92].
from the gate [83]. Nevertheless, charge trapping memory cells have attracted special
attention since in the late 1990s a 2-bit or multilevel charge storage was demonstrated
utilizing channel hot electron and tunneling enhanced hot hole injection for programming
and erase, respectively. In a so called nitrided-read-only-memory (NROM) cell [84, 85, 86]
as shown in Fig. 1.7 the two bits are spatially separated and localized in the nitride layer
of one transistor device, one close to the source and the other close to the drain contact.
Such multibit devices are well established as, e.g., ”Twin FlashTM” (Qimonda) [87] or
”MirrorBitr” (Spansion) [88] devices in the non-volatile memory microelectronic indus-
try. Multilevel storage capability, which is supposed to be a key aspect in future memory
devices, was also demonstrated for Si and metal NC containing memory devices [89, 78].
Thus, Si NC based memory devices are suitable for both NOR and NAND device architec-
tures, where the programming is achieved by channel hot electron injection as in SONOS
structures or by electron Fowler-Nordheim tunneling, respectively [15, 90]. There, the
multibit capability can be reached by a different charge localization (SONOS trapping-
like) or in a conventional floating gate operation due to a difference in the amount of
stored charges (different value of threshold voltage shift). Combining the good cycling
endurance and fast programming/erase ability of a nanocrystal based memory with a
better data retention of SONOS devices, a hybrid Si nanocrystal/SONOS type memory
transistor cell offers the opportunity of longer refresh times for, e.g., DRAM applica-
tions [91].
New gate insulator material systems including high-k materials (e.g., Al2O3) were intro-
duced to solve the problem of erase saturation reducing the voltage drop over the topoxide
layer. Simulations for NC based memory devices show that the programming and erase
performance of such cells is significantly improved replacing the SiO2 top oxide by a high-k
dielectric [93]. Tantalum nitride or Pt are discussed as gate electrode materials to in-
crease the barrier for electrons from the gate [94]. HfO2/HfAlO/HfO2 nanolaminates [95]
prepared by atomic layer deposition (ALD) technique or TiN nanocrystals embedded in
Al2O3 [96] can be also used as trapping layers in such devices replacing the sandwiched
silicon nitride layer. Advanced device structures like FinFET [97] or 3D stacked [98]
charge trapping memory cells have been recently developed with very promising results.
Considering alternative future memory concepts the phase change memory seems to be
the most competitive [92] as recently, a fully functional 512-Mbit phase-change random
access memory (PCRAM) chip has been demonstrated [99]. An overview of recent and
future memory concepts is given in the international technology roadmap for semicon-
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ductors 2005 as shown in Fig. 1.8. The nanocrystal based memory devices are still an
option for future non-volatile memories being fully compatible with other future charge
trapping device concepts, i.e., the multibit storage, FinFET, 3D-structure etc. [92, 89].
After De Salvo et al. [15], the Si NC and the SONOS discrete-trap memory concept re-
main still promising candidates in future memory applications according to their costs
per bit, their performance and reliability.
13
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Figure 1.8: Demostrated and projected parameters of emerging research memory devices
as published in the ITRS 2005 [9].
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2 Ion beam synthesis of nanocrystals in
SiO2 for nanodot memories
Ion implantation is a very important and widely used technique for the doping of silicon
in the semiconductor industry (impurity concentration N < solid solubility in silicon
c). Impurity depth profiles are easily adjustable by ion energy (depth distribution) and
fluence (doping level) - scalable and reproducible, whereas isotopically pure ion beams
assure a low contamination of the wafer during processing. Its wide familiarity in the
silicon technology makes it advantageous for future memory applications. As a versatile
and very powerful technique, for research studies the ion implantation is used to synthe-
size nanoclusters/-crystals or nanocomposite materials (N > c) embedded in various host
materials affecting the optical, magnetical, electrical or other properties of near-surface
regions of the treated materials [100, 101, 102, 103].
This chapter addresses the principle of ion beam synthesis (IBS), especially the syn-
thesis of semiconductor nanocrystals in thin gate oxides for the application in (non-)
volatile memory devices. As a combination of ion implantation and subsequent anneal-
ing, IBS utilizes processes of self-organization in supersaturated and perturbed matrices
via phase separation. Mainly tiny NC’s (dnc of 2 - 3 nm) are formed in a very high density
(Nnc≥ 1×1012 cm−2) in SiO2 during annealing fulfilling one of the main requirements for
future nanodot memory devices. Thin gate oxides (dox≤ 20 nm) are required to realize
devices with comparable or even lower programming voltages and times than of conven-
tional floating-gate memories. In this chapter different IBS approaches are discussed with
emphasis on the synthesis of NC’s by low energy ion implantation - the main subject of
this thesis. In a special case redistribution effects, i.e. combined processes of self-ordering
and Ge diffusion, are utilized to obtain δ-like layers of Ge NC’s in SiO2 in vicinity to the
Si substrate.
2.1 The principle of ion beam synthesis
From the technological point of view the ion beam synthesis is a combination of ion
implantation at high fluences and subsequent annealing which is herein exemplified on
Ge and Si ion implantation in thin gate oxides. The ion implantation of Ge or Si in SiO2
leads usually to a supersaturation by impurity atoms inside the gate oxide due to a rather
low solubility of these atoms in the oxide. Generally speaking, the depth distribution of
the implanted impurities is nearly of Gaussian-type and is adjusted by the mass and
energy (in keV) of the implanted ions. Their average penetration depth (projected range
Rp) is determined by mass and energy, the mean NC size and density - at least to a
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Figure 2.1: Scheme of ion beam synthesis of Si nanocrystals, for instance, deduced after
Refs. [104, 105]. Even during ion implantation NC’s nucleate inside the supersaturated
region and grow in the following by subsequent annealing. Buried layers or wires can be
formed for very high ion fluences by a process of coalescence.
certain extent [105] - by the implantation fluence (in ions/ cm2). A subsequent thermal
treatment is required to form the NC’s by phase separation out of a supersaturated film
and for damage annealing of the implanted oxide. The NC formation is described in
terms of nucleation and growth of precipitates (Fig. 2.1). The NC mean size, density and
spatial distribution changes during Ostwald ripening [106], whereas larger precipitates
grow at the expense of smaller ones assuming an interaction between them by diffusion
during the growth competition. The driving force of this process is the reduction of the
total surface energy of the NC’s and thus of the total free energy of the system by a
mass transfer from dissolving small NC’s toward larger ones. As a consequence, NC’s
of different size (radius R) have in thermal equilibrium different solute concentration of
monomers in their surrounding media cGT (R), which is described by the Gibbs-Thomson
relation [107, 104, 108].
cGT (R) = c∞ exp
(
Rc
R
)
≈ c∞
(
1 +
Rc
R
)
with Rc =
2σVm
kT
(2.1)
There, c∞ is the solubility at a flat precipitate/matrix interface (R→∞) and Rc is
the capillary length (σ, Vm, k, and T are the surface tension, the atomic volume, the
Boltzmann constant and temperature, respectively). Thus, during annealing the final NC
size distribution is governed by the Ostwald ripening process which disturbs a direct size
(and size distribution) control varying only the ion implantation parameters. Lifshitz,
Slyozov and Wagner (LSW) [109, 107] gave an analytical time-invariant solution of the NC
size distribution in diffusion controlled systems (t→∞) assuming tiny nuclei embedded
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Figure 2.2: A typical normalized particle radius distribution after Lifshitz, Slyozov, and
Wagner for diffusion controlled systems (maximum at ρ= 1.135) [107].
in a highly diluted solvent (volume fraction φ → 0) with an initially Gaussian-type size
distribution (see Fig. 2.2).
f(ρ, t) =
const.
(1 + t/τD)4/3
ρ2
(
3
3 + ρ
)7/3(
3/2
(3/2)− ρ
)11/3
exp
( −ρ
(3/2)− ρ
)
(2.2)
ρ is the a normalized NC radius with the mean particle radius r?, which is also a function
of time.
ρ = r/r? ≤ 3
2
(f(ρ, t) = 0 for ρ >
3
2
)
τD is a characteristic time constant of diffusion with diffusion constant D.
τD =
9[r?(t = 0)]3
4c∞DVmRc
, (2.3)
The LSW theory predicts that in the late stage of ripening the average NC radius evolves
to the third potence with time t, i.e., the volume of tiny NC’s (∼R 3) dissolves propor-
tional with time [110, 108].
R
3
(t)−R3(t = 0) = K(φ) t (2.4)
The coarsening rate K (φ) is a monotonically increasing function of the volume fraction
φ which does not change with time [110]. The NC density decreases with 1/t for t  τD.
These results are valid for diffusional problems, where the diffusion fields of the particles
are not directly interacting (mean-field approximation) [108]. This mean-field approxima-
tion holds for Si excess volume fractions up to 10 at.% as shown in recent investigations
for the ion beam synthesis of Si NC’s in thick gate oxides (e.g., dox = 800 nm) [111]. For
higher volume fractions the multi-particle competitive growth problem can be solved by a
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superposition of i diffusion fields of several (N ) point-like sources (or sinks) of strengthes
Qi [110, 112, 108, 104, 113].
c(r) ' cu + 1
4piD
N∑
i=1
Qi
|r− ri| with lim|r|→∞ c(r) = cu (2.5)
Alternatively, kinetic Monte Carlo simulations were used to predict the NC size and
density evolution [114]. In case of NC synthesis in very thin oxides (e.g., dox≈ 10 nm)
also a diffusional interaction with the close absorbing surface of the Si substrate has to
be taken into account [114]. For a very high impurity atom supersaturation in the oxide
(volume fractions higher than 20 - 30 at.%) coalescence of NC’s occurs which finally may
lead to a closed buried layer formation (see Fig. 2.1). This process is used, for example, to
create a buried oxide layer in a Si wafer [silicon on isolator (SOI)] in the so called SIMOX
technique (separation by the implantation of oxygen), where a high fluence oxygen ion
implantation is carried out with subsequent high temperature annealing [115, 116].
2.2 Diffusion of Si and Ge in SiO2
One of the key aspects of the nucleation and growth of Si, Ge or metal nanocrystals in
SiO2 during ion beam synthesis is the diffusion of impurities in the oxide. This topic
is of fundamental interest for the preparation of NC’s from Si rich oxides in general
(whether prepared by deposition or implantation techniques) thinking of memory or
optical applications. However, the detailed microscopic kinetics of diffusion within the
oxide layer is still hardly understood, although SiO2 is the most commonly used dielectric
material in CMOS processing. Over the past two decades numerous experiments were
carried out to enlighten the mechanism of Si diffusion in SiO2, for instance. For this
purpose different Si isotopes were used as tracers in stacked oxide layers, e.g., 30Si atoms
implanted in 28SiO2 layers (see Tab. 2.1 and Fig. 2.3). In general, the diffusion is described
as a thermally activated process using the well-known Arrhenius function
D = D0 exp (−EA/kT ) (2.6)
with diffusion coefficient at infinite temperature D0 (or kT ggEA) and activation energy
EA (k is the Boltzmann constant and T the temperature). The focus lies on both the
detection of the diffusing specie - which is not a trivial question - and its diffusion kinetics
in SiO2. Studying this way the self-diffusion of, e.g., Si and O gives also the perspective
to understand the diffusion behavior of other (semiconductor) impurity atoms in SiO2.
In the literature values for the diffusivity of Ge and Si atoms in SiO2 vary over several
orders of magnitude (see Fig. 2.3) which is most likely due to a significant influence of the
different preparation and annealing conditions in the experiments. Also a dependence of
the oxide layer thickness is reported as the Si self-diffusivity is clearly enhanced in thinner
oxides, where the Si/SiO2 interface is located closer to the region of Si excess [117, 118].
Considering a typical value for the diffusion coefficient of Si, Ge or O atoms in SiO2, e.g.,
D ≤ 10−17 cm2/s at T ≤ 1050◦C (see Fig. 2.3 and Tab. 2.1), the corresponding diffusion
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Table 2.1: Coefficients for the diffusion of Si and Ge atoms in SiO2. Exemplarily, the
diffusivity at T = 1050◦C is specified varying in the case of Si diffusion over at least four
orders of magnitude. The labelled references refer to the data in Fig. 2.3.
element D0 EA D(1050
◦C) Ref. topic
[cm2/s] [eV] [cm2/s]
Si 544.7 6.16 1.9×10−21 [121]a not specified
328 6.0 4.6×10−21 [122]b 30SiO2 on 28SiO2
1.2×10−9 1.9 6.9×10−17 [120]c Si NC growth in SiO2
1.378 4.74±0.25 1.2×10−18 [123]d 30Si+ implant in 28SiO2
33.2 5.34 1.5×10−19 [124]e SiO2 on 28SiO2
0.26 > 4×10−13 [125, 126] sputtered SiO2
Ge 537 5.38 1.7×10−18 [121]a not specified
7250 5.69 1.5×10−18 [127]f Ge+ implant in SiO2
8.9×10−3 3.9 1.2×10−17 [128]g Ge doped SiO2 on SiO2
O 2.6 4.7 3.2×10−18 [129]h Si16O2 on Si18O2
length LD =
√
D t yields only some angstroms (< 4 A˚) and below for a thermal annealing
of 120 s. Such low values clearly contradict the observed formation of Si or Ge NC’s in
SiO2 for thermal treatments at moderate temperatures and times (T 1100◦C for less
than 120 s) and also to the significant redistribution of Ge in SiO2 as reported in chapter 5
for T ≤ 950◦C annealing. 3D-kinetic Monte Carlo simulations reveal that under these
circumstances (T = 1050◦C) the formation of Si NC’s in thin oxides would take hours,
not seconds as found by recent experiments [119]. However, a slightly higher diffusion
coefficient (D = 6.9×10−17, T = 1050◦C) is deduced studying the Si NC growth [120].
So far, the diffusion of Si in SiO2 has been mainly discussed in terms of Si self-diffusion
considering Si interstitials as the diffusing specie in the oxide [123, 124, 120, 122]. But,
theoretical calculations reveal that models based on the formation and diffusion of isolated
point defects (interstitials and vacancies in the classical sense) are likely misleading [130].
As a consequence, a mechanism of diffusion different from simple Si interstitial motion in
SiO2 should be considered. SiO molecules, which are generated at the Si/SiO2 interface
and emitted from there into the SiO2 network during thermal treatment, are supposed
to enhance the Si self-diffusivity in SiO2 [131]. As shown by Uematsu et al. [118] this
approach is suitable to explain the oxide thickness dependence on the diffusivity found
by Fukatsu et al. [117]. But, the idea of SiO molecules squeezing through the oxide at
elevated temperature without any interactions with the covalent SiO2 network seems to
be more than questionable [132]. However, as shown in Tab. 2.1 the energy of activation
for the motion of Ge or the self-diffusion of Si or O in SiO2 is conspicuously rather similar
for all (about 5.4±0.7 eV), despite the different experimental conditions in the diffusion
experiments. Thus, a common diffusion mechanism or specie should be considered.
In this thesis (chapters 5 and 9) an oxygen vacancy mediated diffusion mechanism in
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Figure 2.3: Diffusion coefficients for Si, Ge or O in SiO2 as a function of annealing tem-
perature calculated from data as summarized in Tab. 2.1.
SiO2 is proposed. The oxygen vacancy is the most common defect in SiO2 [133]. An
oxygen atom displaced from the SiO2 network leaves two dangling Si bonds behind as
the so-called bridging (Si-Si) or non-bridging (Si· ·Si) oxygen-deficiency centers. It is
known from ab-initio calculations that such defects have a very low energy of formation,
especially at Si/SiO2 interfaces [134, 135]; the energy of migration in SiO2 is just 1.7 -
1.9 eV [136]. Migrating oxygen-vacancies induced long-range distortions in the SiO2
network [133]. Thus, the Si diffusion in SiO2 can be described as an effective process of
multiple matrix perturbing and mixing events. In chapter 5 the enhanced diffusion of
Ge in SiO2 is explained in a similar way with the same diffusing specie being involved.
Here, the Ge impurity atom gains a higher diffusivity sticking to an energetically favored
position close to the highly mobile oxygen vacancies. This process is similar to the well-
known transient enhanced diffusion of boron in Si bulk material [137], where the impurity
atom diffusion is mediated by Si self-interstitials and not by oxygen vacancies as in SiO2.
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Figure 2.4: Main concepts of NC ion beam synthesis for nanodot memories. The ion
implantation (II) is performed with different ion energies in or through 8, 15 and 20 -
30 nm thin oxide layers (typical sizes) in (a) - (c), respectively.
2.3 Different approaches for ion beam synthesis of NC’s
in thin SiO2 layers
Figure 2.4 shows the three main routes of NC ion beam synthesis in thin oxide layers
(dox≤ 30 nm) aiming at memory device applications. The choice of different ion energies
and oxide thicknesses results in different NC distributions after annealing. (i) A very
shallow Si ion profile is realized close to the oxide surface after annealing as shown in
Fig. 2.4(a) using Si+ ultra-low-energy (ULE)-implantation (E ≈ 1 keV) at fluences of
D ≥ 1×1016 cm−2 in dox ≤ 10 nm thin SiO2 layers which yields a very high peak Si excess
of ≥ 33 at.% in the oxide [114]. (ii) A completely different approach is pursued irradiating
a poly-Si(Gate) | SiO2 |Si(bulk) layer stack [Fig. 2.4(b)]. Collisional cascades of displaced
atoms lead to a mixing of both formerly sharp Si/SiO2 interfaces. During subsequent
annealing and interface reconstruction a rather symmetric arrangement of Si NC’s forms
embedded in SiO2 in vicinity to both electrodes, the poly-Si gate and Si bulk layer. (iii)
By low-energy (LE)-implantation [Fig. 2.4(c)] both components - primary implanted Si
ions and backward mixed Si atoms - contribute to the resulting NC distribution. A
comparison of Si and Ge ion implantation reveals that in the latter case additionally
a redistribution of Ge during annealing has to be taken into account. Each of these
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processing (temperature, time and annealing envi-
ronment). Moreover, a variety of embedded nano-
crystal systems can be realized by changing the
implanted ion element and the host material.
Regarding approaches targeting MOS memory
devices, ion implantation of group IV semicon-
ductor elements (e.g. Si or Ge) in SiO2 matrix is
fully compatible with existing CMOS technology.
2.1. Fabrication of Si nanocrystal 2-D arrays in thin
SiO2 layers
For low-voltage memory applications, the for-
mation of a narrow-band of nanocrystals within
thin SiO2 layers is needed. In addition, the con-
trollability of the location of such nanocrystalline
band from the SiO2/Si substrate interface is nec-
essary for the optimization of device performance.
A promising approach for the achievement of the
latter goal is to apply the IBS technique to silicon
implants into thin SiO2 ﬁlms within an ultra-low-
energy ion implantation regime. Because the ion
strangling decreases with implantation energy, the
use of energies less than 2 keV is very attractive for
making well-controlled depth and size distribu-
tions of Si nanocrystals with precise control of the
tunnel oxide thickness [30,31]. The potential of this
approach has been explored in many experiments
we conducted the last few years using diﬀerent ion
implanters. Formation of well-localized layers of
2-D arrays of Si nanocrystals has been successfully
achieved both in thin (5–11 nm) and thick (35 nm)
oxide layers by 0.65 to 2 keV Siþ implantation at
doses ranging from 5 · 1015 to 5 · 1016 cm2 and
subsequent thermal annealing. Details about the
characteristics of the resulting microstructures are
given in [25,27,30–32]. These investigations show
that the location of the nanocrystal layer can be
precisely tuned through 3 nm by performing
implantation from 0.65 to 2 keV. Also, it was re-
ported that the width and the mean-depth position
from the surface of the nanocrystal band, respec-
tively, increases and remains constant with the
implanted dose. The technological option of using
oxide layers with diﬀerent thickness has been also
examined. Fig. 1 shows transmission electron
microscopy (TEM) images for 10, 7 and 5 nm
thick oxides implanted with 1 keV Si ions to a dose
of 1016 cm2 and subsequently annealed at 950 C
for 30 min in N2. Such conditions lead to the
formation of a 2.5 nm thick nanocrystal band lo-
cated at a distance of about 7.5 and 2 nm from the
Si substrate/SiO2 interface in the case of 10 and
5 nm thick implanted oxides, respectively. The
thickness of the control oxide (distance between
the top of the nanocrystal band and the SiO2/
polysilicon interface) is almost constant for the
three oxides. The above emphasizes that from a
structural point of view the ULE-IBS technique
allows for the formation of a ﬂoating gate made
of nanocrystals at a location from the SiO2/Si
interface that can be tailored for DRAM-like or
EEPROM-like memory applications.
Because the electrical characteristics of nano-
crystal memory devices obtained by the ULE-IBS
technique are closely related to the microstructural
features of the implanted gate oxides after
annealing, an in-depth understanding of the struc-
tural evolution of the implanted Si material upon
diﬀerent implantation conditions and annealing
treatments is necessary. For this purpose, theoret-
ical works attempting to explain the mechanisms
involved in the progress of phase transformations
accompanying annealing have been recently car-
ried out. The eﬀect of the glass transition temper-
ature (Tg) of the as-implanted and annealed
structures on the phase separation and crystalli-
zation of the implanted material, as well as modes
of phase separation and the consequences of im-
planted species losses during annealing were ﬁrst
Fig. 1. Cross-sectional TEM images under defocused bright
ﬁeld conditions for 10, 7 and 5 nm thick oxides implanted with
1 keV Si ions to a dose of 1016 cm2 and subsequently annealed
at 950 C for 30 min in N2.
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Figure 2.5: High resolution cross section TEM images under defocused bright field condi-
tions according to identical ULE ion implantation and annealing parameters performed
in 10, 7 a d 5 nm thin oxides [138].
concepts is discussed in the following exemplarily, whereas this thesis focuses on the low
energy Si+ or Ge+ implantation shown in Fig. 2.4(c).
Ultra-low-energy (ULE) ion implantation
The ULE ion beam ynthesis is carried out in thin gate oxides (5 - 10 nm) as shown in
Fig. 2.5 with a Si ion energy of 1 keV at high Si+ fluences (1×1016 cm−2) [138, 139, 140].
As a consequence, the Si excess in SiO2 yields about 35 at.% at the profile maximum [140]
resulting in a significant swelling of the oxide layer. High fluences are mandatory due to a
high sensitivity of the near-surface implanted Si impurities to oxidants (mainly H2O) from
handling, cleaning and annealing ambience (see also chapter 2.7). The introduced oxygen
reduces the amount of Si available for the NC formation during subsequent annealing
causing a parasitic oxide growth (Si + O2 → SiO2 or Si + 2H2O → SiO2 + 2H2).
Kinetic lattice Monte Carlo (KLMC) simulations reveal that for such a high Si excess
the process of NC formation has to be discussed in terms of ”spinodal decomposition”
and percolation [114]. Indeed, the transmission electron microscopy (TEM) images in
Fig. 2.5 show crystalline areas embedded in a closed Si layer [138, 141]. This indicates
the formation of in-plane structurally and/or electrically connected Si NC’s rather than of
isolated and well separated ones. The annealing is typically carried out at temperatures
of T≥ 950◦C for at least 30 min in N2 or Ar atmosphere. An additional content of 1.5%
O2 in the annealing gas has a beneficial effect on he data retention of such devices
(long-term extrapolation indicates a 10-year r tention with a memory window of about
0.4 V) [138]. A memory window of ∼ 2 V is achieved (difference in the threshold voltage
between the programmed and er se s ate) with write/erase pulses of ± 9 V for durations
of ≥ 10 ms. Neither degradation nor drift in memory window was detected after 106
write/erase cycles. Although the Si NC containing layer is positioned closer to the gate
than to the Si bulk electrode - as clearly shown in Fig. 2.5 for ULE IBS in a 7 and
10 nm SiO2 layer - it is reported that the main charge exchange of the NC layer occurs
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Figure 2.6: Two self-aligned Si NC δ-layers form in SiO2 by irradiation of both Si/SiO2
interfaces of a poly-Si/SiO2/Si-substrate stack and subsequent annealing (scheme taken
from Ref. [145]).
with the Si substrate and not with the gate [138, 139]. Thus, the mechanism of charge
transfer through the oxide related to the Si substrate is supposed to be trap-assisted. An
attempt to reduce the tunneling distance between the Si NC layer and the Si substrate
below 5 nm increasing the implantation energy failed [140]. A direct tunneling distance
of about 2 nm can only be achieved by the implantation of Si ions in thinner gate oxides
(e.g., in 5 nm as in Fig. 2.5). The deposition of an additional control oxide (20 - 30 nm)
onto the thin ULE implanted SiO2 layer ensures that the Si NC layer is located closer to
the Si substrate than to the gate [142, 143, 144].
NC formation by interface irradiation
Here, the supersaturation of Si in the oxide is not directly related to the implanted Si
species. The Si excess near the Si/SiO2 interfaces is achieved just by ion irradiation
through a stack as presented in Fig. 2.4(b) and 2.6, in principle more or less independent
on the type of ion. The concept of NC formation by irradiation is protected by patents
for device-relevant applications [147]. A 50 nm n+-poly-Si gate covers 15 nm SiO2 grown
on p-Si [148, 149, 145]. This stack is irradiated by 50 keV, 1×1016 Si ions/ cm2, for
instance. The majority of implanted Si ions is positioned deeply in the Si bulk, thus a
direct introduction of those atoms into the SiO2 layer and therefore a contribution to
the NC formation is negligible. During the ion irradiation Si and O matrix atoms are
displaced and mixed by collision cascades with the consequence that both formerly sharp
Si/SiO2 interfaces get smeared out. Si atoms from the Si substrate (and the poly-Si
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Figure 2.7: 3D KLMC simulation of an irradiated stack as presented in Fig. 2.4(b). The
color-scales reflect the number of diatomic Si-Si bonds. After 50000 MC steps Si NC’s and
SiO2 clusters are formed in the SiO2 and in the Si bulk, respectively. With proceeding
simulation/annealing time the Si/SiO2 interface gets smoother and the NC’s dissolve
until an equilibrium of totally separated regions is reached. The KLMC simulation was
performed by K.-H. Heinig, Forschungszentrum Rossendorf 2003 (see also Refs. [104, 114,
146]).
gate) come to rest inside the oxide and oxygen atoms from SiO2 are displaced into the
Si substrate (and the poly-Si gate). The expected Si excess in the sandwiched oxide
layer for the as-implanted state is shown in the inset of Fig. 2.7(a). During subsequent
annealing (T≥ 950◦C) the instable mixture of Si and SiO2 starts to separate. The process
of interface restoration and NC formation is confirmed by KLMC simulations as shown
in Fig. 2.7. During re-formation of the interfaces some Si atoms, which are displaced
deeper into the oxide, stay within the SiO2, form precipitates and grow to NC’s (see also
Fig. 2.6). The same happens to displaced O atoms within the Si bulks forming SiO2-
clusters in the gate and substrate. The number of Monte Carlo (MC) steps corresponds
to annealing temperature and time. Aspiring towards equilibrium conditions the Si and
SiO2 clusters disappear with on-going annealing time, but due to the higher mobility of O
in Si than Si in SiO2 the Si NC are far more stable. The process of dissolution and growth
can be described by means of Gibbs-Thompson relation and Ostwald ripening [105].
As indicated in the Figs. 2.6 and 2.7(c), after annealing two layers of tiny NC’s
(size ≈ 1 - 3 nm) form almost symmetrically in vicinity to each of the Si/SiO2 inter-
faces. They are self-aligned and separated to the Si-gate and substrate electrode by
SiO2 zones of 1 - 3 nm thickness denuded of Si. The distance depends on the degree
of interface-mixing (i.e. the implantation fluence), annealing temperature, and time.
Energy-filtered (EF-)TEM and decoration experiments prove the existence of the Si NC’s,
as the direct detection by fringes in conventional high resolution (HR) cross section TEM
failed [149, 150]. This concept has the outstanding advantage that the irradiated SiO2
region is covered by a poly-Si gate; thus, the cleaning and annealing ambience does not
affect the most sensitive gate oxide region during the NC synthesis processing. Electri-
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Table 2.2: Parameter for low energy Si, Ge, and Au ion implantation for memory appli-
cations in gate oxides with different thickness dox. Reported data of ion energies, fluences
and annealing conditions are listed in chronological order in comparison to those used in
the present thesis.
ion energy fluence dox annealing references
[keV] [ cm−2] [nm]
Si 10 - 25 0.4 - 2×1016 20 - 35 1000◦C, 1 h, N2 Kalnitsky et al. [151, 152]
25 3×1016 50 900◦C, 30 min, N2 Hori et al. [153]
10 3×1015 21.6 900◦C, 20 min Hao et al. [154]
20 - 50 0.1 - 3×1016 50 900◦C, 30 min, N2 Ohzone et al. [155, 156]
5 5×1015 20 950◦C, 30 min, N2 Hanafi et al. [21]
6 - 12 0.5 - 1×1016 20 - 30 1050◦C, 30 - 60 s, N2 v. Borany et al. [157, 158]
15 2×1016 20 1100◦C Porti et al. [159]
6 0.7 / 2.0×1016 20 1050◦C, 30 - 120 s, Ar this thesis
Ge 10 - 20 0.07 - 1×1016 5 - 20 950◦C, 30 min, N2 Hanafi et al. [21]
12 - 20 3.5 - 7×1015 20 - 30 1050◦C, 30 - 60 s, N2 v. Borany et al. [157, 160]
13 - 17 1 - 2×1016 28 - 30 700 - 1050◦C, 30 min, N2 Duguay et al. [35, 161]
15 0.5 - 2.5×1016 30 - 50 800 - 1050◦C, 10 min, Ar Kim et al. [162]
12 0.5 / 1.5×1016 20 950 - 1050◦C, 30 s, Ar this thesis [163, 75]
Au 30 4×1015 30 1000◦C, 10 - 60 min, N2 Beyer et al. [164]
cal investigations of such samples annealed at 1050◦C for 30 s in N2 show clear memory
behavior [145, 148]. Write/erase-pulses of 10 ms at voltages of ± 6 V reach programming
windows of about 0.6 V with a data retention of hours at 85◦C. A trade-off between the
degree of mixing and NC size, density and their distance to the Si bulk limits the appli-
cation for memory devices. A stronger perturbation for larger injection distances needs a
higher temperature budget for reconstruction. As a consequence larger NC’s ripen with
significantly reduced NC density.
2.4 Low energy Ge and Si ion implantation, Ge
redistribution and loss
The third [Fig. 2.4(c)] and main concept in the present thesis deals with low energy (LE)
ion implantation (II). As summarized in Tab. 2.2 the LE ion beam synthesis of NC’s
is usually performed with 5 - 20 keV Si or Ge ions at fluences of 0.5 - 2×1016 cm−2 in
20 - 30 nm thin gate oxides. The impurity excess in SiO2 reaches about 5 - 20 at.% at
the maximum of the Gaussian shaped ion profile. During annealing for several seconds
or minutes at 900 - 1100◦C the NC’s form mainly close to the oxide center, Ge NC’s at
lower temperatures (T > 750 - 900◦C [165]) than Si NC’s (T > 1000◦C [166, 167]). The
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Figure 2.8: (a) Calculated profiles for Si (red) and Ge (blue) ion implantation into 20 nm
thin SiO2 layers (left ordinate) using the SRIM 2000 code [175, 176]. The corresponding
number of displacements is indicated by broken lines (right ordinate). The profiles are
obtained for two fluences each, a low (LD) and a threefold higher one (HD), related to the
ion energies and fluences listed in Tab. 2.2). (b) A significant Ge redistribution and loss
was obtained by Rutherford backscattering spectrometry (RBS) after rapid temperature
annealing (RTA) at 950◦C for 30 s in Ar. The presented data were previously published
by Springer-Verlag Berlin, 2005 [177] including also the corresponding images shown in
Fig. 2.9.
LE Si+ or Ge+ implantation provides broad impurity profiles in the oxide (see Fig. 2.8).
Taking into account the diffusion of these atoms in SiO2 during the subsequent thermal
treatment, an enrichment of the Si substrate with the implanted Ge is inherent for this
type of ion beam NC synthesis. Thus, the choice of the incident ion element is restricted
to Si and Ge as the latter is completely miscible with Si in the substrate. Moreover, the Ge
incorporated in SiO2 forms nanocrystals (similar to Si) or oxidizes to GeO2 in a structure
matching to the silicon oxide network. In contrary, a contamination of the substrate with
fast diffusing metal impurities like, e.g., Cu, Fe or Au is clearly not acceptable in modern
microelectronic memory device processing [164]. Indeed, Ge is discussed to cause a high
density of charge trapping states at the Si/SiO2 interface [168], but Ge incorporated in
Si can also have a very beneficial function. Strained Si1−x/Gex layers yield a significantly
enhanced hole mobility in a MOSFET transistor channel in comparison to equivalent
Si devices [169, 170]. Such layers can be also prepared by Ge ion implantation and
subsequent solid phase epitaxy during annealing [171, 172, 173, 174].
In the early 1990s Kalnitsky et al. [151, 152] noticed a considerable charging effect
after annealing of Si implanted 20 - 35 nm thin oxide layers (data see Tab. 2.2). In
the following years several investigations concerning possible memory applications were
carried out by Hori and Ohzone et al. [153, 155, 156]. The charging was referred to
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Figure 2.9: Cross section bright field TEM micrographs in high resolution according to
the Si and Ge low energy ion implantation profiles shown in Fig. 2.8(a). The annealing
was carried out at 950 (Ge) or 1050◦C (Si) for 30 s in Ar. (a) A redistribution of Ge yields
the formation of a δ-layer of Ge NC’s in vicinity to the Si/SiO2 interface. (b, c) Higher
fluence ion beam synthesis (HD) reveals the Ge or Si NC’s mainly close to the oxide
center corresponding to Rp. For the Si
+, LD implantation case NC’s were not detected.
oxide traps, however generated by damage defects induced by the ion implantation or
by the incorporated Si atoms. However, Hanafi et al. [21] proved that the memory ef-
fect is related to the existence of NC’s in the gate oxide independent of the fabrication
method, ion beam synthesis or chemical vapor deposition. Later on, in a cooperation of
Zentrum Mikroelektronik Dresden (ZMD) with Forschungszentrum Dresden - Rossendorf
(FZD) metal-oxide-semiconductor (MOS) capacitors and single MOS- field effect tran-
sistors (MOSFETs) were prepared with embedded Si or Ge NC’s in thin gate oxides
utilizing the low energy Si and Ge ion implantation [157, 36, 160, 158]. Very promising
charge storage characteristics were reported for these devices including charge retention
measurements on wafers stored at 150◦C and 250◦C to achieve comparable data to con-
curring memory concepts. Finally in 2001, for Si+ implanted gate oxides a first functional
256k-non-volatile static random access memory (nvSRAM) was demonstrated [157, 158].
The Ge implanted oxides reveal a larger programming window than the Si implanted
ones (10 ms programming pulses of 10 - 15 V), but also a weaker data retention (in the
range of minutes for Ge and hours or days for Si) [157, 36]. A good endurance behavior
was obtained without any device degradation after 105 write/erase cycles for both types.
But, the location of the stored charge (in the NC’s, at traps at or in the NC’s or at oxide
traps) as well as the current conduction mechanism through the oxide were still the very
fundamental and open questions.
The present thesis regards the Si and Ge implantation in 20 nm thin gate oxides as
shown in Fig. 2.8(a). The studies focus on changes in the oxide composition induced by
the ion implantation and the subsequent annealing as well as on the electrical properties
of the Si and Ge NC containing gate oxides. The annealing causes a significant redis-
tribution and loss of the introduced Ge [Fig. 2.8(b)] which yields clear differences in the
final NC distributions in SiO2 depending on the implanted fluence [see the cross section
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transmission electron microscopy (TEM) images in Fig. 2.9(a, b)]. Preliminary investi-
gations of the memory properties of Ge NC containing MOS capacitor devices promise
flatband voltage shifts of about 1 V even with programming pulses of 8 V applied for 1µs
[Ge NC-IBS, LD; Fig. 2.9(a)] [177]. Using 100 ms ± 8 V write/erase pulses, programming
windows of about 8 V are achieved, which unfortunately decay in the range of seconds
waiting time. For the Si implanted oxides no comparable redistribution effect was ob-
tained. There, a programming window of 1.5 V is realized under the same conditions as
for Ge which saturates at about 2 V for longer and/or higher programming pulses. A
window of at least 0.5 V remains after hours or days waiting time.
Utilizing the Ge redistribution effect to prepare Ge NC memory devices
The redistribution of Ge toward a multimodal impurity distribution during annealing
with a considerable accumulation of Ge in vicinity to the Si/SiO2 interface was first
recognized for Ge ion implantation in thick (dox≥ 100 nm) SiO2 layers [168, 178, 179,
180, 181, 182]. As succeeded in Fig. 2.9(a) the redistribution effect can be utilized to
fabricate a δ-like layer of Ge NC’s in thin oxides (20 - 30 nm) very close to the Si/SiO2
interface [35, 183, 184]. This structure satisfies the demands of future nanodot memory
devices (see chapter 1.3 and Fig. 1.8) with the perspective of low programming voltages
and/or times [160, 163, 177]. As shown in Fig. 2.8(a) with the Ge+ implantation a
fraction of ions reaches the Si substrate. As a consequence, collisional mixing at the
Si/SiO2 interface occurs which results additionally in an Si excess in the oxide, similar
to that discussed previously for the NC formation by interface irradiation. Experiments
show [183] that a damage rate of about 1 displacement per atom at the Si/SiO2 interface
is needed to build such a near-interface NC band. During annealing phase separation
occurs and small Si precipitates form in SiO2 close to the Si substrate, similar to Fig. 2.6
and 2.7 but for a single interface [105, 183]. At the same time, the thermal treatment
yields that Ge atoms diffuse through the oxide toward the Si substrate [see the LD case in
Fig. 2.8(b)], get trapped at the emerging Si precipitates, and nucleate there to grow to Ge
(or GexSi1−x) NC’s. As discussed to Fig. 2.7 the Si NC disappear with ongoing annealing
time, but in this case these sites get stabilized by the accumulating Ge. Besides the in-
diffusion of Ge, the redistribution is usually also associated with a Ge out-diffusion which
causes inherently a partial loss of the implanted Ge amount [see Fig. 2.8(b)]. Additionally
to the interface mixing, an amorphization of the Si substrate within the first 5 - 10 nm
has to be taken into account. But, during annealing solid-phase epitaxy yields a re-
crystallization of this region. TEM and large area x-ray reflection measurements (using
synchrotron radiation) reveal a complete recovery of the Si substrate, and a very smooth
Si/SiO2 interface re-forms with a rms-roughness of about 0.4 nm [157].
The phenomenon of Ge redistribution and loss
For thick SiO2 films (dox> 100 nm) the influence of implantation and annealing conditions
on the Ge redistribution has been studied by numerous investigations [168, 178, 179,
181, 182, 184, 185, 186]. However, the detailed mechanism of this behavior remains
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under discussion. It is widely accepted that both, redistribution and loss are strongly
influenced by moisture contaminants (H2O, OH) which penetrate the damaged oxide after
ion implantation (for details see chapter 2.7) [187]. These species originate either from air
humidity and wet cleaning chemicals (”intrinsic source”) or from the residual moisture
in the ”inert” Ar or N2 annealing ambience (”extrinsic source”). The ”intrinsic” are
inevitable sources within the ion beam synthesis processing. During annealing the excess
oxygen and hydrogen may react with Ge leading to the formation of amorphous GeO2
and mobile (volatile) compounds like GeH4 or GeO. In detail, the effect of Ge oxidation
during annealing was studied by Heinig et al. [179] and Borodin et al. [186] for 500
nm SiO2 films. Their kinetic 3D lattice Monte-Carlo (KLMC) simulations consider the
diffusion of two kinds of interacting impurities - dissolved Ge monomers and an oxidizing
component (e.g., O2 or OH). The simulated Ge redistribution and the formation of near-
surface GeO2 are in good agreement with the experimental results obtained by x-ray
photoelectron spectroscopy (XPS) and transmission electron microscopy (TEM) [185].
But, as the GeO2 is spatially fixed, a considerable Ge loss of ∼ 50% as found by Markwitz
et al. [178, 188] can not be explained by this model. This loss occurred after a furnace
annealing of Ge implanted SiO2 films at T = 1100
◦C in Ar + 7% H2. It was attributed
to volatile GeH4 or GeO but no experimental evidence has been reported. Recently,
Marstein et al. detected also voids in thick oxides after Ge implantation and long-term
annealing [189]. Such impact and chemical reactions of Ge with oxidizing (and reducing)
species - namely the Ge redistribution and the Ge loss - should be much more pronounced
in thin gate oxides, where the implanted Ge is located very close to the surface. But for
this device relevant case, no detailed study has been carried out so far. Thus, as one of
the main parts of the present thesis, this topic is extensively discussed in chapter 5 (see
also chapter 2.2).
2.5 Ion depth profile calculation using TRIDYN
Penetrating the target matter, an implanted (usually singly positively charged) ion looses
its energy with substrate depth x due to interactions with the target atoms. The stopping
powers dE/dx in the materials are determined by the Coulomb interactions with posi-
tively charged nuclei [nuclear stopping (dE/dx )nuclear] and with the negatively charged
electron shell of the target atoms [electronic stopping (dE/dx )electr.]. The total stopping
cross section in matter Stot is the sum of these stopping powers Sn, Se and the density of
atoms N [at./cm3] in the target.
Stot = Sk(E) + Se(E) = − 1
N
{(
dE
dx
)
nuclear
+
(
dE
dx
)
electr.
}
(2.7)
The elastic interactions with the nuclei Coulomb potentials is responsible for target atom
displacements and the electronic energy loss causes bond breaking and phonon energy
deposition. As shown in Fig. 2.10 in SiO2 the nuclear stopping power considerably exceeds
the electronic energy loss in the low energy range (< 20 keV) of Ge and Si ion implantation
mainly used in this thesis.
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Figure 2.10: Nuclear and electronic stopping powers related to Ge (a) and Si (b) ion
implantation into SiO2 (ρ= 2.27 g/cm
3) for ion energies E ≤ 200 keV.
In principle the initial impurity atom depth distribution N(x) in the target material
after ion implantation has approximately a Gaussian-like profile shape
N(x) =
D√
2pi∆Rp
exp
[
−(x−Rp)
2
2∆Rp 2
]
(2.8)
with an average projected range Rp in oxide depth x and its straggling ∆Rp. A ”Pearson-
type-IV” distribution takes additionally a skewness and kurtosis of the profile into ac-
count [190, 191]. For more reliable information about the actual ion distribution in the
target enclosing information about the introduced structural damage in the media, the
SRIM code should be used [192]. Typical Ge ion implantation cascades are shown in
Fig. 2.11. All kinetic phenomena associated with the energy loss of the incident ions
in the target are included, namely the target atom displacements, the sputtering, the
ionization effects, and the energy transfer to phonons. The calculation is based on Monte
Carlo range algorithms developed by J. P. Biersack et al. [176]. A full description of
the SRIM program and also a detailed explanation of the physics of the ion interactions
in solids is given in Ref. [175]. In this thesis, the ion implantation depth profiles are
calculated by means of a dynamic binary-collision computer simulation code called TRI-
DYN [193]. There, the commonly used SRIM program is extended to dynamic changes in
the substrate thickness and composition due to swelling and surface erosion effects which
have to be taken into account for ion implantations at high fluences. This code computes
depth profiles of all atomic species in the target as a function of the incident fluence
including sputtering yields, total areal densities, surface concentrations and re-emitted
ion amounts.
TRIDYN input parameter
For the TRIDYN ion profile calculation parameters of the incident ion beam (ion energy,
element and fluence), the target structure (composition, atomic density for each compo-
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Figure 2.11: Typical SRIM cascades for a 12 keV Ge ion implantation in 20 nm thin SiO2
layer grown on a Si wafer substrate (normal incidence) [192]. The colors indicate the
incident Ge ions (red), the displaced oxygen (green) and Si atoms (blue) from the oxide
and the displaced Si atoms from the Si substrate (magenta).
nent, layer thicknesses etc.), and also general target energy parameter have to be defined
in a separate input file as summarized in Table 2.3. Therein, the bulk binding energy
EBB - which is often set to zero with good results - reduces the energy transfer to a recoil
atom before it is set in motion. The energy to form a Frenkel pair (energy to relocate
an interstitial atom far enough without immediate recombination) is considered in the
relocation threshold ERTH . The cut-off energy ECO determines the threshold energy at
which an atom or pseudoparticle in a collision cascade is stopped. It should be set as
high as possible, as too low values would lead to very long needless computation times,
but at least lower than other relevant energies (e.g., the surface binding energies).
According to a ternary element system including Ge, Si and O (Ge ion implantation in
SiO2), three surface binding energies (SBE ’s) have to be defined. The SBE is a critical
parameter as it determines the sputtering yield in the simulation (the sputtering yield is
proportional to the inverse of the SBE ). They are related to the actual surface atomic
fractions cj of the target atoms j variable (1≤ j≤ NCP, the total number of components).
SBEi =
NCP∑
j=1
SBVij · cj (2.9)
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Table 2.3: Structural density and energy parameter used for the TRIDYN simulation.
Data for the heat of formation are necessary to calculate the surface binding energies.
parameter for simulation in units of value
Si O Ge
atomic density of component (1022/cm3) 4.98 8.31 4.43
EBB ERTH ECO
general target energy parameter (eV) 0 8 4
Si O SiO2 Ge GeO2
standard heat of (kJ/mol) 450 249.2 -910.7 372 -580
formation ∆fH
◦ [194] (eV) 4.66 2.58 -9.44 3.86 -6.0
The matrix elements SBVij denote the interaction energies between atoms i and j (with
SBVij = SBVji). This yields for the present systemSBEGeSBESi
SBEO
 =
SBVGe,Ge SBVGe,Si SBVGe,OSBVSi,Ge SBVSi,Si SBVSi,O
SBVO,Ge SBVO,Si SBVO,O
 ·
cGecSi
cO
 .
Thus, besides (Ge, Ge) and (Si, Si) the target can have one solid-solid compound (Ge,
Si) and two solid-gas compounds (Si, O)/(Ge, O). The SBV ’s can be obtained for the
Si-Ge case from their enthalpies of formation and sublimation per molecule ∆Hf and
∆Hs, respectively. For cGe = 1 and cSi = 0 and vice versa they are given in Table 2.3.
SBVGe,Ge = ∆H
s
Ge = 3.86 eV and SBVSi,Si = ∆H
s
Si = 4.66 eV (2.10)
Related to a GenSim system the conservation of energy requires
n · SBEGe +m · SBESi = n ·∆HsGe +m ·∆HsSi + ∆Hf (2.11)
which yields with cGe = n/(n+m), cSi = m/(n+m), and Eq.(2.9)
SBVGe,Si = SBVSi,Ge =
1
2
(∆HsGe + ∆H
s
Si) +
n+m
2nm
∆HfSi−Ge (2.12)
≈ 1
2
(∆HsGe + ∆H
s
Si) = 4.26 eV
(∆HsSi−Ge∆HsGe<∆HsSi [195]). For the solid-gas compounds (Si,O and Ge,O) (e.g.,
SinOm = Si1O2), one gets in analogy to Eq. (2.11)
n · SBESi +m · SBEO = n ·∆HsSi + ∆HfSiO2 +
m
2
·∆Hdiss (2.13)
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and SBVSi,O =
1
2
∆sHSi +
n+m
2nm
∆fHSiO2 +
n+m
4n
∆dissHO2 (2.14)
=
1
2
4.66 eV +
3
4
9.44 eV +
3
4
2.58 eV · 2 = 13.28 eV .
In order to sputter a Si or O atom from the SiO2 target an energy higher than the surface
binding energies of
SBESi = SBESi,Si · 1
3
+ SBESi,O · 2
3
= 10.4 eV
SBEO = SBESi,O · 1
3
+ SBEO,O · 2
3
= 4.43 eV
is needed (SBVO,O is zero for gases). As a cross-check, the sum of the SBE ’s has to be
equal to the total heat of atomization of SiO2 ∆H
a
SiO2
.
SBESi + 2 · SBEO = ∆HaSiO2 = (∆HsSi + 2 ·∆HdissO )−∆HfSiO2
10.4 eV + 2 · 4.43 eV = 19.26 eV = (4.66 eV + 5.16 eV) + 9.44 eV
In analogy to SiO2, SBEGe,O = 10.3 eV can be obtained, which finally leads to the com-
plete matrix of SBV ’s.SBVGe,Ge SBVGe,Si SBVGe,OSBVSi,Ge SBVSi,Si SBVSi,O
SBVO,Ge SBVO,Si SBVO,O
 =
3.86 eV 4.26 eV 10.3 eV4.26 eV 4.66 eV 13.28 eV
10.3 eV 13.28 eV 0

A TRIDYN simulation for a Si implantation in SiO2 requires only the matrix elements
SBVSi,Si, SBVSi,O, SBVO,Si and SBVO,O. For a more detailed description of input pa-
rameters see the TRIDYN manual [196]. A validation of the sputtering yields is given in
Ref. [119].
2.6 High fluence ion implantation in thin gate oxides
and related effects
This chapter addresses the Si and Ge high fluence ion implantation carried out mainly
in thermally grown 20 nm thin SiO2 layers on p-Si substrates. Using the SRIM and
TRIDYN codes for comparison (Fig. 2.12), Si and Ge ion profiles are discussed with
respect to oxide swelling and surface erosion effects. In Figs. 2.13, 2.15 and 2.16 first
structural results are shown according to high-resolution bright-field transmission electron
microcopy (TEM) measurements. As a consequence of high fluence ion implantation, a
substrate amorphization has been obtained and also a recrystallization which occurrs due
to solid phase epitaxy during subsequent annealing.
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Figure 2.12: Simulated Si and Ge ion profiles in (a) and (b), respectively, according to
the implantation parameter in Tab. 2.4. The TRIDYN (straight lines) and SRIM (dotted
lines) results are shown for comparison. The initial position of the Si/SiO2 interface is
indicated.
Selecting suitable ion beam parameter
Aiming at memory device applications, the embedded NC’s should be located as close
as possible but well separated to the Si/SiO2 interface to ensure a dominant charge
exchange of the NC’s with the Si substrate, not with the gate electrode. The ion fluences
and energies were initially adjusted to achieve an impurity concentration in SiO2 at the
profile maximum of about 7 and 20 at.% more or less equal for both elements using the
SRIM code; the calculated ion profiles for the SRIM and TRIDYN codes in Fig. 2.12
calculated for the selected beam parameter are summarized in Tab. 2.4. Additionally,
a similar Si or Ge concentration at the position the Si/SiO2 interface was required to
get a comparable and moderate amount of impurity atoms there. As a consequence, in
both cases the ion profile maximum comes to rest in the oxide center (Si-II) or a little
bit closer to the Si substrate (Ge-II).
Oxide swelling and surface erosion
Considering dynamic changes in the matrix composition during the ion implantation us-
ing TRIDYN instead of SRIM, the impurity profile calculation result in broader Si and
Ge distributions (Fig. 2.12) with a lower peak concentration shifted slightly toward the
oxide surface (cf. xstatc and x
dyn
c in Table 2.4). These effects become more and more
significant if the achieved impurity concentration at the profile maximum is higher than
about 10 at.%. In case of the high fluence (2×1016 cm−2) Si+ implantation the abundant
excess of Si in SiO2 leads to a considerable oxide swelling of 1.4 nm as predicted by
TRIDYN (negative surface recession SFRC ). Figure 2.14(a) shows the respective results
more clearly. The effect of swelling causes a clear shift of the Si/SiO2 interface position
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Figure 2.13: Cross section TEM micrographs for virgin (a), 6 keV Si (b-c) and 12 keV
Ge (d-e) ion implanted oxides (at 2×1016 cm−2 and 1.5×1016 cm−2, respectively) before
[(b), (d)] and after annealing [(c), (e)]. The annealing was carried out at 1050◦C (Si)
and 950◦C (Ge) both for 30 s in ultra-pure Ar. In (d) tiny (. 2 nm) Ge precipitates were
obtained as indicated by the shaded areas even for the as-implanted state. Lattice fringes
in (c) and (e) confirm the existence of Si and Ge NC’s (dnc≈ 3 nm) in the oxide after
annealing, respectively.
with respect to the oxide surface, which fits approximately to the experimental observa-
tion in Fig. 2.13(c). Focussing only on the introduction of Si during the implantation
process neglecting any oxide surface erosion (sputtering), the swelling of the oxide would
come up to 4 nm. However, the actual SFRC data obtained by TRIDYN (Tab. 2.4)
represent the balance between oxide swelling and oxide surface erosion. The latter effect
is related to a sputtering yield of the incident ions during the ion implantation; an oxide
atom can be released to the ambience if the collision cascades in the oxide reaches the
oxide surface. Thus, a negative SFRC value means that the oxide swelling dominates
over the surface erosion. In case of the Ge ion implantation [Fig. 2.14(b)] both effects are
balanced (SFRC = 0) due to a higher sputtering yield at the oxide surface for incident
Ge ions than of Si ions. A higher stopping power of Ge in SiO2 than of Si [see Fig. 2.10]
indicates a higher energy transfer to Si and O matrix atoms with an increased probability
to release an oxide atom from the oxide surface. The surface recession clearly obtained by
TEM in Fig. 2.13(e) is most likely related to a considerable Ge loss during the cleaning
and annealing processing, which reduces actually the amount of Ge included in the oxide
(less oxide swelling). For details to the Ge loss effect see chapter 5.
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Table 2.4: Energy, fluence, and profile parameter for Si+ and Ge+ implantation in 20 nm
thin oxide layers (see the corresponding profiles in Fig. 2.12). Rp denotes the average
projected range as predicted by SRIM. The xc’s stand for the center positions (maxima)
obtained from a Gaussian fit of the ion profiles (Fig. 2.12) with respect to the oxide
surface. The results for the SRIM and TRIDYN calculations are indicated by the super-
scripts (stat) and (dyn), respectively. The surface recession (SFRC ) - data given by the
TRIDYN program - denotes the balance between oxide swelling by impurity accumulation
in the target during the ion implantation and surface sputtering.
initial beam parameter SRIM TRIDYN
ion energy fluence Rp x
stat
c x
dyn
c SFRC
[keV] [×1016 cm−2] [nm] [nm] [nm] [nm]
28Si+ 6 0.7 11.5 11.2 10.5 -0.5
2.0 10.0 -1.4
74Ge+ 12 0.5 14.4 14.1 13.3 0.0
1.5 12.4 0.0
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Figure 2.14: Total Si and implanted 28Si (a) and 74Ge content (b) in 20 nm SiO2 for
different fluences according to Tab. 2.4 obtained using the TRIDYN code.
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Table 2.5: Parameter for Ge and Si ion implantation varying the ion energy and oxide
thickness and the subsequent annealing. For the respective ion profiles and structural
results see the Figs. 2.15 - 2.18. The average projected ion range Rp is deduced from
SRIM calculations.
dox ion energy fluence Rp annealing
[nm] [keV] [×1016 cm−2] [nm]
8.5 74Ge+ 3 0.5 6.0 950◦C, 30 s
20 28Si+ 10 2.0 17.4 1050◦C, 30 s
74Ge+ 18 1.5 17.6 950◦C, 30 s
100 74Ge+ 70 3.0 53.2 950◦C, 30 s/ 1050◦C, 120 s
Substrate amorphization and Si/SiO2 interface recovery
As shown in Fig. 2.12 a part of the implanted Si and Ge ions exceeds the Si/SiO2 inter-
face and penetrate the crystalline Si substrate. Primary and recoiled Si atoms from the
collision cascade cause an amorphization of a thin Si layer due to multiple atomic displace-
ments. This effect is confirmed by TEM studies for the as-implanted case in Fig. 2.13(b)
and (d). These displacements cause also a considerable mixing of the Si/SiO2 interface
during the ion implantation as shown in Fig. 2.14. Some silicon and oxygen atoms are
recoiled from the SiO2 network into the Si substrate and Si atoms from the Si substrate
back into the oxide. This interface mixing varies with the ion fluence and element (Si or
Ge) as can be seen by the different gradients of the increasing Si content at the Si/SiO2
interface in Fig. 2.14. In Fig. 2.15 the damage in the implanted samples is plotted for
different Si ion energies. About 0.3 - 0.5 displacements per atom (dpa) are needed to
yield a full amorphization of the Si substrate. Amorphization occurs if a a critical value
of energy per unit volume of about 5×1023 eV/cm3 [197], i.e. 10 eV/atom or 0.4 dpa
(assuming a displacement energy of 25 eV/atom), is deposited in the crystalline Si sub-
strate. This corresponds to a displacement of at least each second or third Si atom on
average at a certain substrate depth. But during a subsequent annealing, which should
be performed at T> 600◦C, solid phase epitaxy [198, 199] occurs with a rapid recrystal-
lization of the a-Si layer [Fig. 2.13(c) and (e)]. Additionally, an atomically flat Si/SiO2
interface regrows.
As shown in Fig. 2.13 the Si and Ge NC’s are mainly produced at the ion profile max-
imum in the oxide center. In order to locate the NC’s closer to the Si/SiO2 interface an
additional implantation series was carried out with increased ion energies, namely 10 keV
Si+ and 18 keV Ge+ (see Tab. 2.5 for details). This yields a broader impurity distribu-
tion as shown for the Si+ case in Fig. 2.15, for instance, with a higher concentration of
implanted ions at the Si/SiO2 interface. As a consequence the amorphous region in the
Si substrate gains further depth. In fact, the Si NC’s detected in Fig. 2.16(a) are placed
in the oxide much closer to the Si substrate. But on the other hand, the high impact
of the implanted impurities at the Si/SiO2 interface inhibits a flat reconstruction during
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Figure 2.15: Content of implanted Si impurities (closed lines, left ordinate, using the
TRIDYN code) and related displacements per atom rate (dashed lines, right ordinate,
using the SRIM code) as a function of the oxide and Si substrate depth. The graphs are
superimposed to cross section TEM bright field images for (a) 6 keV and (b) 10 keV Si+,
2×1016 cm−2 implants revealing the as-implanted state. Beyond the 22.5 nm thin thermal
oxide (including oxide swelling of about 1.5 nm) about 5 to 15 nm of the crystalline Si
substrate got amorphized due to atomic collision by the implanted ions and related recoils.
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Figure 2.16: Cross section TEM micrographs in high resolution for (a) 10 keV Si,
2×1016 cm−2 and (b) 18 keV Ge, 1.5×1016 cm−2 ion implantation in 20 nm thin SiO2 lay-
ers. The samples were annealed at 1050 and 950◦C for 30 s, respectively (see Tab. 2.5).
For (b) no significant structural changes were obtained after 1050◦C annealing in com-
parison to the shown image.
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Figure 2.17: (a) As-implanted Ge content as predicted by SRIM (dotted curve) and TRI-
DYN (straight curve) calculations (left ordinate). The implantation was carried out for
3 keV Ge ions at a 5×1015 cm−2 fluence in 8.5 nm ultra-thin gate oxide (see Tab. 2.5).
The Si content shown before and after implantation (straight and broken line, right ordi-
nate) reveals a considerable mixing of the Si/SiO2 interface due to the ion bombardment.
The bright-field cross-section TEM micrographs in (b) and (c) confirm the synthesis of a
Ge NC layer in the oxide during annealing in different magnification.
annealing. The resulting high interface roughness is incompatible to state-of-the-art mi-
croelectronic device specifications, where a flat interface is demanded with a precision of
about 0.1 nm for the tunneling oxide thickness. Due to the increased ion impact a higher
concentration of remaining dislocations can be expected within the Si substrate. Such
structural misfits have a crucial impact on the Si/SiO2 interface trap density and thus on
the transistor device characteristics. A higher annealing temperature should lower the
interface roughness, but to the expense of the dissolution of those NC which are located
close to the interface. Notice the structural disorder in case of the respective Ge+ im-
plantation shown in Fig. 2.16(b). After annealing Ge or mixed SixGe1−x NC’s form at
the Si/SiO2 interface directly attached to the Si substrate or a SixGe1−x ”strained layer”.
As a consequence for the low energy ion implantation concept, the ion energy can be
considered as a rather confined parameter due to the inherently broad impurity distribu-
tion in the oxide, especially if the structural properties have to satisfy the requirements
of future memory device concepts.
Synthesis of Ge NC’s in 8.5 and 100 nm thin oxide layers
With respect to the demands of future memory devices, realizing even shorter program-
ming times, at even lower operation voltages or possibly utilizing single electron effects,
the Ge ion implantation was also performed in much thinner gate oxides of 8.5 nm size.
As shown in the TEM micrographs in Fig. 2.17(b) and (c) also for this very critical case
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Figure 2.18: (a) Ge content for the 70 keV 74Ge, 3×1016 cm−2 ion implantation in 100 nm
SiO2 (legend similar to Fig. 2.17). Bright-field cross-section TEM micrographs for 950
◦C,
30 s and 1050◦C, 120 s annealing in (b) and (c), respectively (see also Tab. 2.5).
the ion beam synthesis of Ge NC’s succeeded. The ion implantation was carried out at
a moderate implantation fluence of 5×1015 cm−2 which yields a considerable Ge concen-
tration in the oxide of about 15 at.%. The respective Ge and Si profiles from SRIM
and TRIDYN calculations are shown in Fig. 2.17(a). A single layer of tiny Ge NC’s of
about 2 nm size is achieved embedded in SiO2 which is located slightly closer to the Si
substrate than to the oxide surface. The position of NC’s follows the as-implanted Ge
distribution as predicted by TRIDYN [Fig. 2.17(a)]. But the NC’s are smaller than one
would expect from the significant Ge excess in the oxide. A zone between the Ge NC’s
and the Si substrate forms denuded of Ge. This is most likely related to (i) a loss of Ge
during cleaning and annealing and (ii) a Ge depletion due to Ge diffusion towards the Si
substrate. The Si substrate works as a sink for Ge.
In order to study the differences and similarities of NC synthesis in very thin oxides in
comparison to much thicker ones, the ion beam synthesis of Ge NC’s was also performed in
100 nm thick SiO2 layers. In Fig. 2.18 the respective theoretical and structural results are
shown according to the implantation and annealing parameter summarized in Tab. 2.5.
Dynamic composition changes affecting the profile shape are less pronounced compared
to implantation in very thin oxides as the Ge content reaches only about 10 at.% at
its maximum. After annealing Ge NC’s are mainly prepared in the oxide center but
filling most of the oxide volume due to the broad ion distribution in SiO2 as shown in
Fig. 2.18(a). The size of the NC’s ranges between 2 and 6 nm. Additionally some Ge
accumulates in the oxide close to the Si/SiO2 interface forming a layer of Ge precipitates
or nanocrystals in vicinity to the Si substrate during the thermal treatment as shown
in the TEM micrographs of Figs. 2.18(b) and (c) with a weak contrast after 950◦C, 30 s
annealing and slightly clearer after 1050◦C, 120 s annealing, respectively. Also in this
case, this effect is related to the previously discussed redistribution of Ge (see chapter 5
for details). Also 35 keV 28Si+ implantations were performed in 100 nm with a similar
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SiO2
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heavilydamaged oxide network
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Figure 2.19: Humidity adsorbed at the oxide surface provides water molecules which pen-
etrate the heavily damaged oxide during exposure to normal air condition.
maximum concentration and profile shape as done for the Ge implantation. But on these
sample no proof of Si NC’s succeeded by conventional bright-field TEM imaging. As no
additional structural information has been obtained from these samples, respective results
are not shown. The implantations in 8.5 and 100 nm were prepared only for comparative
structural studies and have not been taken into account for electrical analysis in this
thesis.
2.7 The impact of humidity on IBS of NC’s in thin oxide
layers
Ion implantation creates a significant amount of displaced atoms and broken bonds in the
SiO4 tetrahedra network close to the oxide surface (in case noble gas ions are implanted
into the oxide, actually the formation of bubbles inside the oxide was observed [200, 201]).
The damage introduces pathways for moisture and other chemicals into the oxide [187].
During sample exposure to humid air after ion implantation and/or sample cleaning dur-
ing wafer processing, water adsorbs at the oxide surface and penetrates into the disturbed
oxide as H2O (see Fig. 2.19) or after dissociation as OH
− and H+ (H3O+) molecules. As
known from gas solubility measurements [202], molecules with a diameter smaller than
3 A˚- which is valid for OH−, H3O+, and H2O (size of about 2.8 A˚) [203] - are able to
penetrate into SiO2 layers (fused silica). Even more this should be possible for a pre-
damaged network close to the oxide surface. Thus, these molecules have been considered
as ”point-like” impurities diffusing through the oxide [187]. As a consequence of the hu-
midity penetration (as e.g. H2O or OH
−), the hydrogen (and obviously also the oxygen)
concentration close to the oxide surface is enhanced as reported in Refs. [187] and [200]
which decays with oxide depth in a diffusion-like profile manner. The penetration may
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exceed more than 30 nm in the oxide depth [187]. The hydration depends on the relative
humidity, the time of ambience exposure, and on the fluence of ion implantation (degree
of damage) [204].
Considering the case of low energy ion implantation, the Si or Ge impurity profiles
overlap with the region of increased hydrogen and oxygen concentration. Thus, chemical
reactions have to be taken into account which reduce the Si and Ge excess in the oxide
available for Si NC formation and growth (M stands for Si or Ge).
2 M + 2 H2O −→ 2 M + 2 OH−+2 H+ −→ MH4 + MO2 (2.15)
During the required annealing treatment the impurities M oxidize to MO2 (e.g., SiO2)
fitting to the oxide network or to other compounds like M(OH)x (hydroxides) or MO
(monoxides). Volatile GeH4 is discussed to be responsible for a significant Ge redistribu-
tion during annealing [178, 179, 186, 188]. Schmidt at al. [187] implanted Si+, Ge+, and
Sn+ in 100 nm SiO2 to different fluences but with a similar projected range (Rp ≈ 20 nm)
to study the role of ion mass and implantation fluence on the hydration of SiO2. In these
samples the hydrogen content - obtained by nuclear reaction analysis (NRA) - decays
from about 15 at.% very close to the surface to about 5 at.% at 40 nm oxide depth. An
as-grown dry oxide (thermally grown using O2), for comparison, has a constant concentra-
tion of 0.5 at.% which increases by about 2 at.% due to wet chemical cleaning (sensitivity
limit of NRA is 0.02 at.%). As mentioned by the authors [187], from a structural point
of view the penetration of water molecules into the oxide occurs if each third or fourth
bond has been broken at an average. Thus, each SiO4 tetrahedra has to be affected only
once by the penetrating ions.
In general, several intrinsic defects have been identified to occur in amorphous SiO2
layers (see, e.g., Ref. [205]). The most prominent are the oxygen-vacancy center (e.g.,
the neutral O3≡Si-Si≡O3) and the non-bridging oxygen-hole (NBOH) center (O3≡Si-
O). Both are generated in SiO2 during ion implantation by nuclear displacements and
electronic energy loss (ionization), respectively [205]. Also a densification of the oxide
has been reported, which indicates macroscopic changes in the SiO2 network by implan-
tation as well, leading to an increased refractive index of the oxide and a higher etch
rate [205, 206]. Four and more membered SiO4 tetrahedra rings reconfigure to strained
three membered rings (3 Si and 3 O atoms in a loop) in irradiated material. As a conse-
quence in these oxides the bridging bond angle is reduced in comparison to non-treated
samples [205, 207]. Michalske and Freiman reported [204, 208] that water is able to at-
tack strained Si-O-Si bonds. In absence of strain, the silicon oxygen bond is inert to H2O
and other chemicals. But if either the Si-O-Si or the O-Si-O bond angles are changed
the reactivity is increased. Strained Si-O-Si bonds in the three-membered ring structures
break up if water molecules are adsorbed at the oxide surface. As a consequence OH− and
H+ react with the open bonds to build silanol groups (≡Si-OH) at the point of rupture
which delivers stress to deeper Si-O bonds. Thus, the strained Si-O bonds located in
the compacted oxide region allow adsorbed H2O molecules an easier access into deeper
oxide regions. In contrary, the diffusion of larger oxygen molecules (O2) through SiO2 is
less probable (3.2 A˚ molecule diameter) [202]. O2 is more inert to the oxide network and
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diffuses as an interstitial molecule [209]. Atomic collision- and ionization-induced struc-
tural defects caused by the ion implantation need a temperature similar to that of original
oxide growth or at least more than 800◦C in the subsequent annealing, respectively, to
achieve structural properties equivalent to that before the ion bombardment [210].
Thus, a penetration of the oxide with humidity can hardly be influenced or avoided
once the damaged or implanted oxide is exposed to humid air ambience. The treated
sample has to be annealed inside the implantation chamber or a covering layer has to be
deposited without breaking the vacuum conditions after the ion implantation. But both
features were not available for the present thesis due to technical constraints.
2.8 Nanocrystals under thermal treatment
The thermal annealing is an essential process for the ion beam synthesis of nanocrystals.
Two effects are frequently discussed aiming at the thermal treatment of NC’s, a decreased
melting-point of nanoparticles and their limited oxidation. These topics are not included
in the discussion of the thesis results. But they are of general interest for the preparation
of nanoparticles (e.g. concerning the TEM detection limits, consequences for the ripening
behavior, or size limits for NC related photoluminescence) and are mentioned briefly for
the sake of completeness.
Nanoparticle size-dependent melting point
On small particles with a size of 20 nm and below, their physical and chemical properties
deviate from those of their bulk materials. A non-negligible part of nanoparticle atoms
are located at its surface. Following roughly the surface-phonon instability model, a
simple formula is reported which describes the size-dependent melting temperature Tm
of small nanoparticles [211, 212].
Tm
T0
' 1− β
d
(2.16)
T0 denotes the bulk melting temperature, d the particle diameter, and β a constant
material parameter related to the interatomic distance [212, 213]. For Si NC’s in the range
of 2 - 3 nm Tm is obtained to 227
◦C (bulk melting temperature of silicon is 1414◦C) [213]
which implies that these NC’s are liquid at typical annealing temperatures of 1050◦C.
Data extrapolations reveal that smaller particles of about 1 nm size should be liquid even
at room temperature. In fact, in TEM studies their crystalline reflexes disappear with
decreasing particle size [213]. Yu et al. showed that Si NC’s lose their bulk diamond
structure if they get smaller than 2.3 - 2.7 nm [214]. For silica-encapsulated Au NC’s
this structural transition happens at Tm ≈ 600 - 800 K (300 - 500◦C) at a particle size of
about 2.5 nm [215]. Ge NC’s of the same size show a significant melting-point hysteresis
embedded in SiO2 spanning about 470 K around its bulk value [216]. The actual Tm
of these particles was determined to 1077◦C which is much higher than for bulk Ge
(938.25◦C)! As a consequence, it can not be decided whether the Ge NC’s should be
considered as solid or liquid at annealing temperatures of 950 - 1050◦C as applied in the
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present work. It should be mentioned that the melting point can be different for free
NC’s located at a sample surface to those which are embedded in SiO2.
Self-limiting oxidation of Si and Ge NC’s
For a flat Si surface the growth of an oxide layer is described by the classical Deal-Grove
model [217]. In contradiction to this theory, the oxidation rate decreases for curved Si
surfaces with decreasing particle size [218]. The self-limiting oxidation of small Si NC’s
was attributed to increasing stress at the Si/SiO2 interface due to the volume expansion
from Si (20 A˚3) to SiO2 (45 A˚
3) during the oxide growth [219, 220]. But as reported
by Scheer at al. [221] the compressive stress is relieved at annealing temperatures in the
range of 1000◦C and above due to a viscous flow of SiO2. As a consequence the validity of
the self-limitation effect for the present experiments is questionable as the annealing of Si
NC containing oxides is usually performed at 1050◦C. Moreover, the stress due to volume
expansion is reduced by the injection of Si self-interstitials into the Si nanoparticle [222].
This effect is well known discussing the formation of point defects and diffusion processes
in bulk Si [223]. However, the self-limiting oxidation was reported for Si NC’s fabricated
by ultra-low energy ion implantation [224]. Also free 5 nm Ge NC’s on SiO2, which
are prepared by ion beam synthesis in SiO2 and subsequent selective oxide etching, are
supposed to be stable under ambient atmospheric conditions at room temperature due
to a similar effect [225].
2.9 Sample preparation with optimized annealing
conditions
Specifications of ion implantation
The low energy ion implantations (E < 30 keV) were performed at the Foschungszentrum
Dresden-Rossendorf (FZD) using a Danfysik DK - 1090 implanter. A double lens system
(ion optical collection and dispersion) connected to the beamline (see Fig. 2.20) enables
a decelerated ion beam with energies of 30 keV down to about 1 keV with a precision
of ± 0.1 keV [226]. The ion optical extension provides a 150 mm diameter implantation
area with a fluence inhomogeneity better than 5 % over 125 mm diameter. For the Ge+
implantations a standard solid-state ion source is used. In order to enable high-fluence
Si+ implantations with ion currents up to 200µA, a SiF4 gas source was installed for
this project. Using this source a typical 7×1015 cm−2 Si+ implantation is realized in
only 20 min, for instance. The implantations were carried out mainly in 8” (200 mm)
p-Si wafers already covered with 20 nm or 100 nm thin thermally grown gate oxide
layers as provided by Infineon AG Dresden which is here gratefully acknowledged. The
28Si+ implantations were all performed at the FZD and the 74Ge+ implantations both at
Infineon Dresden and FZD for comparison.
44
2.9 Sample preparation with optimized annealing conditions
wafer
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ionoptical lens systembaffle barrel
with Farraday cups
beamline
Figure 2.20: Ion optical deceleration unit fixed at the entrance of the Danfysik DK-1090
ion implanter beamline. The fluence is traced by Faraday cups. The holder is suitable
to carry single wafers up to 8” size.
Avoiding contaminations from sample processing
During the ion implantation processing vacuum conditions were realized with a residual
partial pressure of 1 - 5×10−6 mbar in the beamline related mainly to N2. A low vac-
uum pressure is demanded to reduce the probability of ions interactions with residual gas
atoms. Neutralized beam species are not decelerated and cause, thus, an energy contam-
ination leading to an impurity profile extensions to substrate depth. This effect has been
checked to apply approximately to less than or equal 0.1 - 1 % of the entire implanted flu-
ence. For a singly charged Si ion beam (28Si+) a cross-contamination with doubly charged
iron ions (56Fe2+) has to be taken into account. In order to avoid crucial metal contami-
nations some metal components in the ion source (mainly apertures) were replaced. After
the reconfiguration the concentration of contaminating elements was checked by total-
reflection x-ray fluorescence (TXRF) measurements. Inclusive wafer handling a CMOS
compatible process level was achieved comparable to that defined in the microelectronic
industry (e.g., NFe < 2×1011cm−2, NCu < 2×1010cm−2, and NAl < 1012cm−2). Handling
means that after implantation the wafer is carried in a closed box into in the clean-room
area (class 100) still mounted on the holder but exposed to normal air conditions. There,
the wafer is separated in 2×,2 cm2 chips which are subsequently treated by a standard
”Piranha” H2O2/H2SO4 cleaning procedure including rinsing in deionized water before
annealing [227]. Effects on shallow ion profiles in SiO2 from wet chemical cleaning pro-
cesses are discussed in chapter 5.
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Thermal processing
The thermal treatment necessary for oxide recovery and nanocrystal formation is carried
out by rapid thermal annealing (RTA) using a Addax XM - A4 system. The quartz
glas chamber provides short high temperature annealing steps at normal pressure (950 -
1150◦C for t ≤ 120 s, for instance, and T = 1200°C for 3 min at maximum). The allowed
total thermal budget for state-of-the-art memory device fabrication is very restricted. An
optimized transistor devices performance demands sensitively adjusted shallow doping
profiles. Thus, the annealing temperature has to be as low as possible to conserve this
state. But on the other hand, an oxide reconstruction and also the NC formation need
annealing temperatures of T 900◦C (950 - 1050◦C for Ge and T ≥ 1050◦C for Si NC
formation). Therefore, the RTA treatment is the method of choice. The annealing process
was performed first of all purging the chamber with a N2/Ar gas mixture for 180 s and
additionally for 120 s switched to Ar only. Then, the temperature is ramped to the
desired value with 50 K/s and held for a specified time (here mainly 30 - 120 s). After
that the heating is switched off and the sample cools down within 120 s waiting time
followed by a chamber purge for 60 s. During the heating period the gas flow is reduced
from 4 slm (standard liter per minute) to 2 slm to avoid sample cooling in the critical
phase.
Annealing ambience adjustment
As discussed in chapter 2.7 after ion implantation water from adsorbed moisture is able
to penetrate the damaged oxide. During subsequent annealing these oxidants soaking
the SiO2 and additionally oxygen from the annealing ambience/gas (mainly from resid-
ual H2O) oxidize and therefore reduce the free amount of Si or Ge available for NC
formation and growth. This loss has to be compensated by an implantation with higher
fluences with negative impact on the oxide, Si substrate, and Si/SiO2 interface recovery.
Additionally, due to oxidation of Si and Ge a parasitic oxide growth has to be taken into
account. All these effects have influences on the device reproducibility with respect to
oxide thickness, the NC distribution and size. As shown in chapter 2.3 for very high Si or
Ge excess in SiO2 the formation of a buried layer in SiO2 becomes possible (see Fig. 2.1)
or at least of electrically or structurally linked vermicular nanostructures in SiO2 after
spinodal decomposition during annealing [114]. The use of increased fluences for loss
compensation is contradictory to the idea of isolated NC’s in a NC based memory device.
As a consequence the amount of oxidants has to be restricted as much as possible in order
to reduce the implanted fluence necessary for NC formation to a moderate value. Two
sources for oxidants are distinguished, namely the intrinsic and the extrinsic one.
Intrinsic source Humidity (water) adsorbs on the oxide surface as the wafer is ex-
posed to normal air after the ion implantation (see previous chapter). Subsequently, it is
able to penetrate the damaged porous-like oxide region close to the surface. An in-situ
annealing in the implantation chamber would solve this problem, but such a heating
system is not yet available at modern implanter equipments. The combination of high
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Figure 2.21: Influence of the ambience on the oxide layer growth on bare Si wafers during
high temperature RTA treatment at low partial pressure of oxygen with the use of an
AERONEX gas purifier. The layer thicknesses were measured by ellipsometry.
voltage areas with wafer heating including special isolations is problematic and needs sig-
nificant expense. The subsequent wet chemical cleaning - needed after wafer implantation
and handling - increases the total humidity content in the oxide just marginally [187].
With respect to humidity adsorption, the oxide surface is already conditioned right after
a short air exposure.
Extrinsic source Oxidants present in the annealing gas or chamber during the ther-
mal treatment are also critical for the ion beam synthesis of NC’s. There, a rapid thermal
annealing (RTA) process benefits from the short exposure time and the small chamber
volume. Purging the chamber before processing sufficiently, the main supply of oxygen
during the heating period comes from the annealing gas. Ar and N2 were considered as
suitable process gases with a preference for the former.
In order to reduce the oxygen contamination in the annealing ambience, an Aeronex gas
purifier was implemented into the gas supply path to improve the gas quality - according
to manufacturer information - from 5.0 to 9.0 grade (99.999 % to 99.9999999 %, i.e. from
≤ 10 ppm to ≤ 1 ppb) with respect to oxidizing moisture components (e.g., O2, H2O).
The actual quality of the annealing ambience was qualified by means of a bare Si wafer.
After a chemical etch of the native oxide in buffered HF the clean surface was exposed
to purified Ar or N2 gas during a thermal treatment at temperatures between 950 and
1200◦C for 30 and 5 min. As shown in Fig. 2.21 annealing in N2 leads to a considerable
layer growth. Etching in HF solutions was effectless on this layer. Thus, the formation
of an (oxy-)nitride-like layer on Si was supposed. The absence of SiO2, especially in
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case of Ar gas annealing, indicates that the purification of the annealing works efficiently
with respect to oxygen or oxygen containing components. In agreement to the present
result, an absorption of nitrogen in oxides containing Si nanocrystals was reported for the
annealing in N2 ambience at 950
◦C [141]. Nitrogen accumulates close to the embedded Si
NC’s and at the Si/SiO2 interface to form Si3N4 traps. These traps mask the NC related
charging and discharging characteristics. In order to get rid of all these effects, the Ar gas
was used for all experiments. Parasitic effects resulting from high temperature annealing
of oxides in Ar at low partial pressure of oxygen are reported and discussed in chapter 9.
Device fabrication
Metal-oxide-semiconductor (MOS) capacitor devices were prepared for the electrical char-
acterization of the NC containing gate oxides. Therefore, a 300 nm Al layer is sputtered
on the front side of each chip and patterned lithographically to square and circular dots
of different sizes. With a resist on top covering the Al layer, the thermal oxide from
the back side was removed. After the lithography step 300 nm Al was also deposited
on the back side to perform an ohmic back side contact. Subsequently, a 400◦C furnace
annealing was carried out for 20 nm in N2. Sputter deposition causes plasma related
defects in the oxide, especially the creation of dangling bonds at the Si/SiO2 interface.
The forming gas anneal is useful to passivate these defects supplying hydrogen. Usually
this anneal is performed with a gas mixture of N2 with 10 % H2, but due to the presence
of residual humidity in the furnace quartz tube a simple N2 anneal is as effective as the
gas mixture. No difference was obtained for the used equipment.
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3.1 Imaging of Si and Ge NC’s embedded in SiO2 (TEM)
Aiming at the imaging of nanostructures the transmission electron microscopy (TEM) is
the method of choice [228, 229]. Bright-field (using only the central direct electron beam)
and dark-field (using a specific diffracted beam) are the primary imaging modes which can
be both applied for high-resolution imaging. A conventional TEM operates without scan-
ning the electron beam like in optical microscopy while scanning transmission microscopy
(STEM) is based on a scanning beam similar to scanning electron microscopy (SEM).
The image contrast - namely the mass (or Z-), diffraction, or phase contrast - depends
on scattering and diffraction of electrons crossing the sample (usually of 20 to 150 nm
thickness). Using auxiliary detectors a TEM provides also analytical techniques including
energy dispersive x-ray spectrocopy (EDX) and electron energy loss spectroscopy (EELS)
enabling the identification of elements, elemental maps and linescans.
Concerning the detection of Ge and Si nanocrystals or non-crystalline nanoparticles
embedded in a SiO2 matrix, the analysis of Ge NC’s (or of particles consisting other
heavy elements) benefits from a good Z-contrast with respect to the SiO2 host material.
There, a very powerful method is to collect the incoherently scattered electrons in STEM
using a high-angle annular dark-field (HAADF) detector [228, 230]. As predicted by the
Rutherford scattering equation with the differential scattering cross section of
dσ(θ)
dΩ
=
e4Z2
(16piε0)2E20sin
4 θ
2
(3.1)
the intensity of the scattered electrons goes with the square of the atomic number (Z2) for
a sufficiently wide angular range, i.e. the contrast is improved for larger scattering angles
(σ is the scattering cross section, ε0 is the dielectric constant, Ω and θ are the solid and the
scattering angle, respectively, with the incident beam energy E0 and the atomic number Z
of the scattering nucleus). But due to the small difference of atomic number and density
between Si and SiO2, it is very difficult to detect amorphous Si nanoparticles embedded
in SiO2, for instance [231]. Crystalline Si particles gain a contrast from the diffraction
of electrons at their atomic planes (provided that a minimum number of planes assures
sufficient periodicity), but only in the case if the planes of the NC’s are almost parallel
to the incident e-beam. As the NC’s embedded in an amorphous matrix (like in SiO2)
are randomly oriented, the probability to detect one of these NC’s by ”fringes” (lattice
plane imaging in high resolution TEM) is rather low. Additionally, the weak signal from
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very small and rare NC’s may disappear depending on the specimen thickness as the
electrons are randomly scattered passing afterwards the amorphous oxide. Much more
Si nanocrystals can be observed in low magnification in the dark-field mode scanning a
larger sample area, but again only those which have the right plane orientation [53, 111].
For the detection of fringes a bulk-like crystal structure (diamond lattice) of the Si NC’s is
needed, but there is still an ongoing debate about the minimum particle size at which the
Si clusters adopt this lattice configuration [211]: Si agglomerates of a few tens of Si atoms
are discussed to have a prolate structure which consists of stacked Si6-Si11 subunits [211].
The structural transition to a bulk diamond structure is supposed to be in the range
of 300 - 500 atoms, which corresponds to a 2.3 - 2.7 nm small spherical Si NC’s [214].
In fact, in TEM studies it was reported that the crystalline contrast disappears for Si
particles below or equal 2 nm in size [213, 232]. This observation was also attributed
to the size-dependent melting point of nanoparticles [211, 212] (see also chapter 2.8).
Following this argumentation an extrapolation of related data yields that, e.g., silicon or
gold nanoparticles with a size smaller than 2 nm should be no more solid even at room
temperature [213, 215].
However, an option to visualize a high amount of small Si nanoparticles or -crystals
in the oxide with reliable size and density information is to utilize the low-energy-loss
domain around the Si plasmon energy loss peak in EELS measurements. There, energy
filtered TEM (EFTEM) is used instead of conventional bright field TEM [26, 233, 234]
for direct imaging where the contribution of the oxide matrix is minimized. The EFTEM
gives an energy selected bright field image from those electrons, which are inelastically
scattered at Si ”bulk” plasmons crossing the specimen. Due the energy difference of
the energy loss signal due to interaction with Si plasmons (16.7 eV) to the SiO2 bulk
related plasmon signal (22.5 eV) - the filtering energy window is typically 4 eV - Si dots
are more clearly distinguishable from the surrounding oxide (resolution of the energy
filter is typically about 0.8 eV). Recently, a reconstruction of the 3-dimensional shape
of embedded Si nanoparticles succeeded by the so called ”plasmon tomography” [235].
The 3D imaging reveals that some of the Si NC’s, with a seemingly spherical shape
in 2-dimensional cross-section TEM, have actually a much more complex and irregular,
sometimes vermicular, morphology.
In general, the electron microscopy has to be performed with care, as due to inelas-
tic scattering of the transmitted electrons the examined specimen heats up during the
measurement [229]. Phonons are generated in the solid sample by the incident electrons.
Additionally oxygen atoms from the oxide get displaced and released to the ambience.
As a result nanocrystals can be also formed simply by electron beam exposure [236].
An alternative method is time-of-flight secondary ion mass spectrometry (ToF-SIMS)
to proof the existence of, e.g. Si agglomerates in SiO2 [141, 237]. The detection of Sin
−
clusters consisting of typically n = 5 or 6 Si atoms sputtered from the sample can be used
as a fingerprint for the presence of Si NC’s in SiO2. An indirect proof of tiny Si NC’s was
also achieved using diffusing Ge as tracer atoms to decorate these Si precipitates [150].
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Figure 3.1: (a) Backscattering geometry for the incident He ion beam, the target sample
and detector position for RBS measurements. (b) He ion energies before (E0) and after
interaction with surface atoms (EP = K E0) and with those located in oxide depth x
(EP ) [238].
3.2 Rutherford backscattering spectrometry (RBS)
In Rutherford backscattering spectrometry (RBS) the sample of interest is irradiated with
light ions (preferably 4He+) with typical energy of 1 - 3 MeV analyzing the energy of the
backscattered He ions [see Fig. 3.1(a)]. This nondestructive method delivers quantitative
information of the mass, areal density and depth distribution of elements in the target
without any need of calibrated standards. Using RBS under channelling conditions also
information about the crystallinity of the substrate can be achieved. The kinematic factor
K (0<K < 1) describes the ratio of the incident ion energy E0 (with mass M0) to that of
the backscattered ion EP after an elastic collision event with a surface target atom, for
instance, of mass MT with a backscattering angle of θ.
K =
EP
E0
=
M0
2
(M0 +MT )2
[
cos θ +
(√
MT 2
M0 2
− sin2 θ
)]2
(3.2)
K simplifies to
K =
(
MT −M0
M0 +MT
)2
(3.3)
assuming an ideal backscattering angle of θ = 180◦. The backscattering yield (total
number of detected ions or counts) A = σΩNS Q is a function of the average scattering
cross section
σ =
1
Ω
∫ (
dσ
dΩ
)
dΩ , (3.4)
where NS (in atoms/ cm
2) is the sample areal density, and Q the total number of incident
ions. Ω is the detector solid angle in steradian [effective detector area / (detector to
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sample distance)2]. The differential scattering cross section is given by
dσ
dΩ
=
(
q2Z0ZT
2E0sin2 θ
)2 [√1− (M0
MT
sin θ)2 + cos θ
]2
√
1− (M0
MT
sin θ)2
(3.5)
with the atomic number Z0 and ZT of the incident ion and the detected element in the
target, respectively. Thus, RBS is most sensitive for heavy elements (high Z ) embedded
in a light matrix (low Z ) as, e.g., for Au or Ge in SiO2. This method is not suitable for
the analysis of light elements with a mass close to helium (K ≈ 0); for light elements
the elastic recoil detection analysis (ERDA) should be used which is not applied in this
thesis. If the impurity atoms in SiO2 (e.g., Ge) are located close to the oxide surface, a
Ge depth profile in SiO2 can be obtained from the energy loss ∆E data.
∆E = E0KGe − EP (d) = ∆EinKGe + ∆Eout = [S0]d (3.6)
EP (d) = (E0 -∆Ein)KGe - ∆Eout is the detected energy of the backscattered He atom com-
ing from substrate depth d. The energy loss by electronic stopping of an incident He ion
passing the oxide before and after the interaction with the scattering Ge atom is con-
sidered in ∆Ein and ∆Eout, respectively [see Fig. 3.1(b)]. This is subsumed in [S0], the
depth dependent backscattering energy loss factor. Usually, the measurements shown
in this thesis were obtained using 1.7 MeV He+ ions at a total charge of 40 µC and
a backscattering angle of θ= 170◦. The depth resolution was improved from typically
10 nm to about 2 nm working in grazing incidence with an angle of 70◦ perpendicular
to the surface normal. As the stopping power dE/dx, the kinematic factor K and the
differential capture cross section dσ/dΩ are well known or well defined parameter, the
data extraction succeeds without the need of calibrated standards. For further details to
this method see Refs. [238, 239, 240] and also [241].
3.3 Hydrogen profiling using nuclear reaction analysis
(NRA)
For the detection of light elements (from hydrogen to fluorine) and their depth distribu-
tion in some cases a nuclear resonance reaction can be utilized. Accelerated ions with
a specific energy interact with target nuclei under release of γ-rays and/or secondary
particles. Here, the hydrogen content and its depth distribution in SiO2 is obtained by
the resonance reaction 1H(15N, αγ)12C using the narrow resonance at the 15N energy of
Er = 6.385 MeV.
1H + 15N −→ 16O? −→ 12C + 4He + γ (4.43 MeV) . (3.7)
If a 15N atom with energy Er strikes a H atom in SiO2, a nuclear reaction may happen,
where a highly excited 16O? compound nucleus is formed which decays to 12C under
emission of an α-particle and a gamma quantum having the characteristic energy of
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Eγ = 4.43 MeV. The γ radiation is counted to obtain the hydrogen content in the target,
whereas the γ-yield is proportional to the hydrogen amount. A plastic foil with known
hydrogen content is used for calibration (see Ref. [242] for details of data evaluation). For
depth profiling the energy E0 of the incident
15N+ ions is continuously increased (E0>Er)
which shifts the specific resonance energy Er needed for the nuclear reaction with H from
the surface to a depth d inside the oxide. From the known stopping power value of 15N
in SiO2 (dE/dx ) a depth scale is calculated with
d = (E0 − Er)
(
dE
dx
)−1
. (3.8)
Using NRA the resolution limit of hydrogen in SiO2 is about 0.02 at.%. For the presented
investigations the oxide is irradiated by 15N2+ ions under an incidence angle of 15◦ with
respect to the sample surface to improve the depth resolution to about 2 nm. For details
to the NRA method see also Ref. [239].
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4 Electrical modeling and
characterization of nanocrystal
containing gate oxides
As shown by De Salvo et al. [73] the dynamic charging and discharging behavior of NC
containing gate oxides follows a floating-gate-like [10] behavior (see Fig. 4.1 and also
chapter 1.2). In this description Rnc, depending on the NC density and size [Eq. (1.5)],
defines the portion of the floating gate which is in the projection covered by NC’s. The
charge exchange between the Si substrate or gate electrode and the NC’s occurs via direct
or Fowler-Nordheim (FN) tunneling of electrons (or holes) across the tunneling or con-
trol oxide [dtox and dcox in Fig. 4.1(b)], respectively [73]. A detailed analysis reveals [73]
that Shockley-Read-Hall processes, describing the charge capture and emission at or from
traps, are not suitable to describe NC containing memory devices in contrary to silicon
nitride containing ones (SONOS). The thermally activated charge capture or emission
from deep trap level states at the Si NC/SiO2 interface does not dominate the charge
exchange between the Si NC’s and the Si channel [72, 73]. As already the tunneling
current characteristics change with device temperature, a temperature dependent reten-
tion behavior has not to be necessarily connected to storage at deep traps [12, 73, 243].
In case that the charge storage is negligible, the leakage current through NC containing
gates oxides is explained by elastic tunneling of electrons [18].
In the past decade the electrical modeling of NC containing gate oxides has been a very
rare subject in the research area, especially concerning their charge transfer characteristics
(gate oxide leakage currents): Recently, a Si NC memory cell was electrically modeled
(and measured) with respect to its programming and erase dynamics [244]. The device
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Figure 4.1: (a) Structure model of a NC containing metal-oxide-silicon capacitor device.
(b) Equivalent circuit for one NC as a floating gate storage node (for details see Ref. [75]).
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consists of a layer of Nnc = 5×1011 cm−2 NC’s with 6 nm diameter sandwiched between
a 2.8 nm tunneling- and a 6 nm control oxide. There, a one-dimensional code was used
to calculate internal potential profiles solving the Schro¨dinger-Poisson equations as a
function of the applied gate voltage. It should be mentioned that the computed current-
voltage characteristics are in considerable agreement to those presented in this thesis
(chapter 8). But, capacitive coupling among the NC’s as well as quantum confinement
effects were not taken into account. A description of a quantum dot memory device is
given in Ref. [245] using the transition-Hamiltonian to evaluate the tunneling rates of
electrons. In this publication only basic capacitance-voltage and source-drain current
characteristics are presented. Rana et al. [246] consider Coulomb charging effects in
their calculations but only for a memory device with a single quantum dot with limited
comparability to multidot memory devices.
Si nanodot memory simulations address mainly the programming window distributions
related to typical technological dot size or dot number fluctuations with respect to the
chemical vapor deposition technique [19]. Effects of nonuniform charge distribution on the
memory device characteristics were discussed [247] as well as the programming window
dependence on the channel width [248], or the intrinsic reliability limits of floating-
gate-like devices in the decananometer range scales [249]. But in the floating-gate-like
approach for a NC based memory device, the NC size and density - represented by the
projected coverage ratio Rnc in Eq. (1.5) - are only linear factors in the charging of the
embedded NC’s [18, 73].
dQfg
dt
= Rnc(Jin − Jout) (4.1)
The charge amount stored at the NC’s Qfg changes due to charging and discharging
currents Jin and Jout, but proportional to Rnc. As these currents depend exponentially
on the voltage drop and the electrical fields across the tunneling or control oxides [see
Eox = Vox/dox in Eq.(4.5)], a variation in the tunneling oxide thickness dtox is much more
significant for the programming characteristics than the NC size or spatial distribution
in plane. Usually this topic is disregarded arguing that in CVD processing the NC’s are
deposited on a homogeneously flat thermally grown tunneling oxide. But, as shown by
Puglisi et al. [233] during post-deposition annealing treatments ripening of the dots takes
place (growing and shrinking of NC’s) which of course changes the individual tunneling
distances of the NC’s to the Si substrate.
In this thesis, a floating-gate-like model has been developed to describe the transient
charging behavior of NC containing gate oxides (see chapter 6). The electrical model is
based on general equations for nonvolatile devices, e.g., for the floating gate potential Vfg
and charge density Qfg in Eq. (1.1) and (1.2), respectively. The charging and discharging
of the NC’s follows the formulas of direct and Fowler-Nordheim tunneling derived from
a parabolic dispersion relation in the Wenzel-Kramers-Brillouin (WKB) approximation
(see equations in chapter 4.1) [250, 251, 252]. The role of quantum confinement and
Coulomb blockade effects are discussed defining a range of NC densities and sizes in the
oxide, where this model is applicable. In chapter 7 it will be shown that this model is
suitable to derive the distribution of tunneling oxides thicknesses for the individual NC’s
using simple programming characteristics. Changes in the tunneling oxide thickness due
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Figure 4.2: Energy-band diagram illustrating (a) the direct electron tunneling through
a trapezoidal barrier (qVox < φb) in comparison to (b) the Fowler-Nordheim tunneling
through a triangular barrier (qVox ≥ φb).
to thermal annealing are shown to be in agreement to the theory of Ostwald ripening.
The dissolution of small NC’s adjacent to the Si substrate corresponds to a local tunneling
oxide growth. The transient electrical model as introduced in chapter 6 and 7 is valid for
all NC based memory devices however the NC’s are synthesized. The ion beam synthesis
yields a spatially statistically distribution of NC’s which reveals the role of a tunneling
oxide thickness variance for the NC based memory performance. This underlines the
significance of the present study.
4.1 Fowler-Nordheim and direct tunneling
Fowler-Nordheim (F-N) tunneling [253] is the most-established charge conduction mech-
anism through thin silica films. Widely used formulas have been evidenced by Lenzlinger
and Snow [254] and later by Weinberg et al. [250, 255]. The F-N current [Eq. (4.2)] is
mainly depending on the tunneling barrier height φb (in eV), the oxide electrical field Eox
(in MV / cm), and the effective masses of charge carriers in the oxide mox. mox = 0.5 m0
is valid for all gate electrode materials with respect to SiO2 [250] (m0 is the free electron
mass).
JFN =
q3msi
8pihmoxφb
E2oxexp
(
− 8pi
√
2mox
3hqEox
φ
3/2
b
)
(4.2)
h is Planck’s constant, q the elementary charge, and msi the effective electron (or hole)
mass in Si. For very thin oxides (dox< 4.5 nm) direct tunneling of electrons or holes
dominates at low oxide electrical fields (see Figs. 4.2 and 4.3). The widely used analytical
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Figure 4.3: Current-voltage characteristics calculated after Eq. (4.5) for direct and F-
N electron tunneling for oxides of 2.5 - 6.0 nm thickness. As parameter φb = 2.9 eV,
mox = 0.5 m0, and msi≈m0 are used for electron injection from an n-type Si substrate in
accumulation, for instance. The F-N tunneling parts of the characteristics at low electrical
oxide fields are indicated by red dotted lines. They dominate the total tunneling current
for |qVox| ≈φb.
formula derived by Schuegraf et al. [251, 256, 257]
JDT =
q3
8pihφb
(
φb
Vox
)(
2φb
Vox − 1E
2
ox
)
exp
(
−8pi
√
2mox
3hq
φ
3/2
b − (φb − qVox)3/2
Eox
)
(4.3)
is not suitable for oxide voltages Vox< 1 V, as the current in Eq. (4.3) does not approach
zero for Vox→ 0 V. Alternatively, a semi-empirical equation should be used to calculate
the direct tunneling current as done by Lee et al. [252], or the simplified equation of
Schuegraf et al. [251]:
JDT =
q3msi
8pihmoxφb
E2oxexp
(
− 8pi
√
2mox
3hq
φ
3/2
b − (φb − qVox)3/2
Eox
)
. (4.4)
The latter equation provides a good fit to experimental data for a tunneling barrier height
φb of 2.9 and 4.5 eV and an effective mass in the oxide mox of 0.42 m0 and 0.32 m0 for
electrons and holes, respectively, as shown in chapters 6 and 8. A common prefactor
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for direct and F-N tunneling in Eqs. (4.2) and (4.4) enables a simple unification of both
tunneling mechanisms in a single formula.
JDT−FN = AE2oxexp
(
−B φ
3/2
b − (φb − qVox)3/2 ×H(φb − qVox)
Eox
)
(4.5)
H(Γ) is the Heaviside-function with H(Γ) = 0 for Γ≤ 0 and H(Γ) = 1 for Γ> 0 with Γ =(φb-
qVox). The coefficients A and B yield
A =
q3msi
8pihmoxφb
and B =
8pi
√
2mox
3hq
. (4.6)
Typical current-voltage characteristics are calculated after Eq. (4.5) and shown in Fig. 4.3
for a single barrier height φb and charge carrier effective mass mox for both tunneling
processes.
4.2 Electrical properties of ion implanted gate oxides
A trap-assisted charge transport model neglecting NC’s in the oxide
For ion implanted oxides (mainly using Si ions) enhanced gate oxide leakage currents were
obtained which increase at higher ion fluences [36, 151, 152, 153, 157, 258]. In comparison
to virgin gate oxides, after ion implantation and annealing the current-voltage character-
istics behave similar to a Fowler-Nordheim (F-N) characteristic, but shifted toward lower
gate voltages and possess a weaker slope in the high field region. Neglecting any charg-
ing of the oxide, at first a trap-assisted charge conduction model was proposed in the
literature to describe such a behavior [159, 259]. Traps are assumed to be generated by
the ion implantation in the oxide mainly close to the injecting electrode/SiO2 interfaces.
Using the common F-N tunneling formula [Eq. (4.2)] this effect is included considering an
effective barrier lowering for the injected tunneling electrons. In a more qualitative study
by Kameda et al. [258] the charge transport was assigned to be trap-assisted in combi-
nation with F-N tunneling of electrons, whereas traps in the oxide nearby the electrodes
are filled or emptied by direct electron and hole tunneling. But, already in the early
1980s a significant charging was found by DiMaria et al. [260] and Kalnitsky et al. [261]
for Si-rich and also for Si implanted oxide layers, respectively. There, they discussed
for the first time the applicability of such structures for memory devices. Additionally,
Kalnitsky et al. [262] developed the so far unique charge transport model (except the
present work) for Si ion implanted thermally grown SiO2 layers. A significant redistribu-
tion of the implanted Si atoms and so the formation of Si NC’s in the oxide was excluded
for annealing treatments below 1300◦C [151, 263] due to a very low diffusivity of Si in
SiO2 of D = 328 exp (- 6 eV/ kT) cm
2/s based on the findings of Brebec et al. [122] (see
also chapter 2.2). Thus, a trap distribution in the oxide was considered which follows
the initial Si ion impurity profile in the oxide right after ion implantation. In general,
electrode limited models (like F-N or direct tunneling) give more reliable results for the
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charge conduction through ion implanted oxides than the bulk limited charge hopping
transport (Poole-Frenkel [264]) [262, 265].
In several publications in the early 1990s the applicability of Si implanted gate oxides
(dox ≤ 50 nm) for memory devices was proved on MOSFETs [153, 154]. Significant shifts
of the threshold voltage Vt at low gate oxide electrical fields (3 - 7 MV/cm) were obtained
with programming pulse lengths in the range of milliseconds [153]. A data retention
for more than 100 h was shown depending on the oxide thickness and the implantation
parameters [154]. Such devices reveal a very good endurance which means that device
holds for much more than 106 write/erase cycles (typically up to 109) [21, 153, 156]. But,
without any evidence of NC formation, the charge transport and the memory effect were
still regarded as trap-induced with traps generated by the Si ion implantation. In the
mid 1990s Tiwari et al. [1] demonstrated that the charge storage is related to Si NC’s
present in the SiO2 layer. They work as storage nodes regardless of the preparation
technique - chemical vapor deposition or Ge/Si ion implantation [21]. Si, Ge, and also
metal nanocrystals form even at much lower temperatures than considered in the work of
Kalnitsky et al. [151, 263]. It is clear that since this time the existence of NC’s has to be
necessarily included in the modeling of charge storage or charge transfer characteristics
discussing the memory behavior of nanocrystal containing memory devices. But just rare
work has been published related to the the electrical modeling of nanocrystal containing
gate oxides, especially for NC’s prepared by ion beam synthesis in thin gate oxides.
Electrical properties of the Si/SiO2 interface after ion implantation and annealing
A good quality of the Si/SiO2 interface and of the underlying Si channel region are vital
requirements of modern CMOS transistor device processing. Due to the broad profile of
the implanted impurity ions in the gate oxide both areas are involved (see chapter 2.6).
After the subsequent annealing the Si/SiO2 interface and the Si bulk restores depending
on the applied annealing conditions, i.e., the annealing temperature/time and the oxy-
gen content in the annealing ambience. Thus, due to the significant dependence on the
processing parameter, the reported data are often contradictory describing the electrical
properties of the Si/SiO2 interface. Hori et al. [153] found that the density of interface
states Dit remains at midgap in the 10
10 cm−2/eV range after Si implantation and anneal-
ing (see also Ref. [266]). A correlation between the amount of Si excess at the Si/SiO2
interface (caused by the Si+ implantation) to the final trap density was found by oth-
ers [262]. A clear Si-fluence dependence on the threshold voltage, the electron mobility in
the Si channel, and the subthreshold swing was found closely related with Dit [267] which
was denied by others [262]. Considering a memory device application quite acceptable
data for the subthreshold swing were obtained (in the range of 84 mV/dec - 115 mV/dec)
for different degrees of interface damaging [148, 266, 268]. As confirmed by several in-
vestigations, annealing in diluted oxygen improves the quality of the oxide and also of
the Si/SiO2 interface [139, 152, 262]. Apparently, the oxidation of excess Si is helpful for
a better recovery of the damaged SiO2 network. In this thesis a very dynamic charging
and discharging behavior of the Ge NC containing gate oxides was found which modifies
the shape of the capacitance-voltage (C-V ) characteristics even for small gate voltage
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sweeps. Thus, a detailed analysis of the electrical properties of the Si/SiO2 interface af-
ter Ge and Si NC ion beam synthesis is not shown because reliable data for the interface
state density (Dit) were hardly achievable (see chapter 6). Approximated by frequency
dependent conductance - voltage measurements (conductance method [241, 269]) Dit data
were obtained to be at midgap in the range of 1-10×1010 cm−2/eV for the Si implanted
samples and slightly above 1×1011 cm−2/eV for the Ge implanted samples. But both
vary with the individual implantation and annealing parameters. Finally, it should be
mentioned that the measured oxide capacitance increases with increasing ion implanta-
tion fluence as a parasitic effect of ion implantation. The additional off-stoichiometric
amount of Si in SiO2 changes considerably the total dielectric constant of the oxide layer
(εSiO2 = 3.9 ε0, εSi = 11.8 ε0) [262, 270, 271].
4.3 Tracing the NC charging and discharging behavior
on MOS capacitors
On metal-oxide-semiconductor (MOS) capacitor devices the charging and discharging
behavior of the embedded NC’s is traced by means of capacitance-voltage (C-V ) mea-
surements. For transistor devices the amount of stored charges in the NC’s Qnc (in units
of C/ cm2) is obtained from the threshold voltage shift ∆Vt after Eq. (1.4) sensing the
source-drain current. Using a similar expression for MOS capacitor devices the same data
is achieved from the shift of the flatband voltage Vfb with known location of the stored
charges in the gate oxide (e.g., in the center of the NC’s).
∆Vfb(t) = Vfb(t)− Vfb(t0) = −Qnc(t)
(
dcox
εox
+
1
2
dnc
εnc
)
(4.7)
Vfb(t0) is the flat-band voltage for the initial uncharged device (see also Fig. 1.4). De-
tails for the C-V measurement technique and data analysis are extensively discussed by
Nicollian and Brews in Ref. [269] and also in Refs. [16] and [241].
Sometimes the memory effect of MOS capacitors is only characterized by C-V hystere-
sis measurements with inherently insufficiently defined programming, erase and readout
conditions. In recent publications two serious ways are discussed to study the discharging
process of NC containing gate oxides on capacitor devices [272], the constant capacitance
method (CCM) [72] and the constant bias method (CBM) [272]. In the first case (CCM),
after the initial charging pulse, a variable gate voltage is applied to follow currently the
transient discharging at a fixed capacitance value, e.g., the flat-band capacitance Cfb.
The recorded voltage data are then equal to the flat-band voltage as a function of time
Vfb(t). In this case usually a very convenient charge decay characteristic is achieved.
With Gauss’ law εsiEsi = εoxEox - to fulfil the Si substrate/SiO2 boundary condition (ne-
glecting interface trapped charges) - the electrical field in the tunneling oxide Eox is kept
zero at a substrate surface potential of ψs = 0 V (flat-band condition!). This is exactly
the case if the measured capacitance data is kept constant at Cfb. Esi and Eox or εsi and
εox are the electrical fields and dielectric constants in the Si substrate and the gate oxide,
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respectively. In this method the major charge loss mechanism across the tunneling oxide
- the direct tunneling from the NC’s to the Si substrate - is clearly affected or actually
inhibited. There, the applied voltage drops mainly across the control oxide forcing a
parasitic charge exchange with the gate electrode for high flat-band voltage shifts. In the
constant bias method (CBM) an artificial bias (non-zero) is applied during data storage
in contrary to the case of a real memory device [272]. Capacitance data are recorded
as a function of waiting time. The retention data are calculated using the C-V data of
a virgin device as a reference. Using the linear part of the C-V characteristics around
Cfb with the highest sensitivity to Vfb changes, this method is only suitable for insuf-
ficiently small flatband voltage shift amplitudes. Large Vfb shifts can not be obtained
by a single gate voltage bias. Additionally, the shape of a C-V characteristic is strongly
depending on process parameters (e.g., the gate oxide thickness, the substrate doping,
Dit, etc. [269]). Thus, with a variable voltage range for data acquisition this method has
a limited reproducibility and comparability. As a consequence, both the CCM and the
CBM were found not to be useful for the structures focussed in this thesis.
Very dynamic memory effects as reported for ultra-thin (≤ 2 nm) tunneling oxides [273,
274] challenge special measurement routines to trace the short-time discharging processes
(< 1 s) [275]. In this thesis the measurement of a reference (uncharged) C-V characteristic
is necessary to obtain the initial flat-band voltage value Vfb(t0). After the programming
pulse short (3 - 300 ms) read pulses are applied with increasing storage time to obtain
capacitance data Cmeas tracing the discharging of the embedded NC’s (see chapter 6). In
detail, in each read period a series of two or three quickly repeated pulses are applied to
find the actual flat-band voltage at Cmeas≈Cfb. The last voltage datum is the starting
point for the next readout interval. Between the read pulses no artificial bias is applied,
i.e., Vg = 0 V for a limited impact of storage data acquisition. Thus, a definite condition is
established presumably similar to memory device ”off” state. With a shortened substrate
and gate electrode (Vg = 0 V) the voltage drop over the tunneling and control oxide is
directly forced by the amount of charges stored at the NC’s. In comparison to the others
this method represents a worst case scenario. The minimum read pulse duration (3 ms)
is limited by the capacitance data acquisition time of the Keithley 590 CV analyzer.
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Elemental redistribution and Ge loss during ion-beam synthesis of Ge nanocrystals in
SiO2 films
V. Beyera) and J. von Borany
Forschungszentrum Dresden-Rossendorf, Institute of Ion Beam Physics and Materials Research,
P.O.Box 51 01 19, D-01314 Dresden, Germany
The elemental redistribution and Ge loss in low-energy Ge+ implanted SiO2 ﬁlms during wet-
chemical cleaning and annealing procedures are investigated. Two eﬀects of major importance
for Ge nanocrystal formation have been found. Moisture components (H2O vapor, H
+, OH−)
penetrate into the damaged oxide during storage, cleaning or annealing procedure and lead to
an additional hydrogen and oxygen content with a diﬀusion-like proﬁle in the near-surface oxide.
Furthermore, atomic collisions during Ge implantation result in an oxygen excess (with respect to
SiO2 stoichiometry) close to the Ge proﬁle. The local net ratio of Ge and excess oxygen determines,
whether the implanted Ge is incorporated into the SiO2 network as spatially ﬁxed GeO2, oxidizes
to mobile GeO or remains as elemental Ge forming nanocrystals. Apart from very shallow proﬁles,
where a drastic Ge loss is observed simply by cleaning in chemical solutions containing H2O2, the
main Ge loss occurs during annealing. The highly mobile GeO is identiﬁed to be responsible for
both, Ge redistribution or even loss, if diﬀusing GeO meets the SiO2 surface and emanates into
the annealing ambient. Annealing in Ar/H2 mixtures at ≤ 900◦C reduces the Ge loss due to the
reduction of Ge oxides. The enhanced Ge mobility (as GeO) is described as an oxygen vacancy
assisted mechanism which also explains the inﬂuence of the Si/SiO2 interface on the Ge diﬀusivity.
Finally, the consequences of Ge redistribution and loss for Ge nanocrystal memory device fabrication
are discussed.
PACS numbers: 68.55.Ln, 66.30.h, 61.46.Hk
I. INTRODUCTION
Group-IV (in particular Si or Ge) nanocrystals (NC’s)
embedded in thin SiO2 gate dielectrics are of fundamen-
tal interest for integrated multidot memory devices.1,2 It
has been shown that such NC containing thin gate ox-
ides (dox≤ 30 nm) exhibit charge storage properties with
non-volatile (Si NC’s) or DRAM-like (Ge NC’s) memory
behavior.3–7 The NC’s are preferably fabricated by depo-
sition techniques (sputtering, chemical vapor deposition,
aerosol spraying) or ion beam synthesis (IBS).8 The ver-
satile technology of IBS oﬀers the possibility to generate
small clusters (size< 4 nm) of diﬀerent elements (Si, Ge,
Au, Sn, Co, etc.) with a high density (>1012 cm−2) in
SiO2 simply by the variation of the ion species, energy,
and ﬂuence of ion implantation.
The IBS process requires an annealing step after ion
implantation to recover the damaged oxide and to stim-
ulate the NC’s growth. For Ge implanted SiO2 ﬁlms
this heat treatment is usually associated with two ef-
fects of considerable inﬂuence on NC’s formation: (i) a
change of the Gaussian-like implantation proﬁle toward
a multimodal Ge distribution, and (ii) a partial loss of
the implanted Ge amount. Both eﬀects are much pro-
nounced in thin gate oxides when the implanted Ge is
located very close to the surface. The redistribution ef-
fect has been advantageously used for the formation of
a self-organized δ layer of Ge NC’s in vicinity to the
Si/SiO2-interface
3,9–12 which is a desired conﬁguration to
achieve multidot memories with low programming volt-
ages and/or times.
For thick SiO2 ﬁlms (dox> 100 nm) the inﬂuence of im-
plantation and annealing conditions on the Ge redistribu-
tion has been studied by numerous investigations,10,13–19
however the detailed mechanism remains under discus-
sion. It is widely accepted that both, redistribution
and loss are strongly inﬂuenced by moisture contami-
nants (H2O, OH, H2) which penetrate the damaged oxide
after ion implantation.20 These species originate either
from air humidity and wet cleaning chemicals (”intrin-
sic source”) or from the residual moisture in the ”inert”
Ar or N2 annealing ambient (”extrinsic source”). Dur-
ing annealing the excess oxygen and hydrogen may react
with Ge leading to the formation of amorphous GeO2 and
mobile (volatile) compounds like GeH4 or GeO. In detail,
the eﬀect of Ge oxidation during annealing was studied
by Heinig et al.15 and Borodin et al.16 for 500 nm SiO2
ﬁlms. Their kinetic 3D lattice Monte-Carlo (KLMC) sim-
ulations consider the diﬀusion of two kinds of interact-
ing impurities - dissolved Ge monomers and an oxidizing
component (e.g. O2, OH). The simulated Ge redistribu-
tion and the formation of near-surface GeO2 are in good
agreement with the experimental results obtained by x-
ray photoelectron spectroscopy (XPS) and transmission
electron microscopy (TEM). But, as the GeO2 is spatially
ﬁxed, any Ge loss can not be explained by this model.
The considerable loss (∼ 50%) after a furnace annealing
of Ge implanted SiO2 ﬁlms at T =1100
◦C in Ar+7%H2
found by Markwitz et al.14,21 was attributed to volatile
GeH4 or GeO but no experimental evidence has been re-
ported.
In this paper the Ge redistribution and loss is studied
for low-energy implanted SiO2 ﬁlms where the Ge is lo-
cated in a very near-surface region (≤ 20 nm). This is of
2particular interest for the synthesis of Ge NC’s in thin
gate oxides being designed for memory devices. Besides
the variation of the ion energy and ﬂuence, experimen-
tal conditions were selected which allow the separation of
eﬀects from cleaning and annealing. Based on the experi-
mental results a qualitative discussion of the mechanisms
and chemical processes involved in the Ge redistribution
and loss is given.
II. EXPERIMENT
A. Sample Processing
Low-energy implantations of 74Ge+ ions (E ≤ 12 keV)
were carried out into 1µm, 100 nm or 50 nm SiO2 ﬁlms
thermally grown on Si(100) substrates. The implanta-
tion parameters are summarized in Table I. Diﬀerent en-
ergies (1.5 - 12 keV) and two ﬂuences [low/high ﬂuence:
LD/HD (labeling after the more technical terms ’low
dose’ and ’high dose’)] were used to investigate the depth
and concentration dependence on the Ge redistribution
and loss. After ion implantation a common wet-chemical
cleaning step in H2O2/H2SO4 (CP1) was performed (see
Table II). A cleaning is necessary before annealing to
remove possible contaminations from implantation han-
dling. The inﬂuence of the diﬀerent chemical compo-
nents during the pre-anneal cleaning treatment was in-
vestigated separately for samples implanted with the low-
est energy (E =1.5 keV). Here, the cleaning sequence has
been stepwise reduced as described in Table II.
Rapid thermal annealings (RTA) were carried out at
temperatures between 600◦C and 1050◦C in diﬀerent at-
mospheres for times between 30 s and 10min. In most
cases, the annealing was performed in an ultra-pure ”in-
ert” Ar ambient (purity 9.0 with respect to O2, OH)
by using an Aeronex gas puriﬁer. For these conditions,
TABLE I: Implantation and annealing parameters. For diﬀer-
ent implantation energies the ﬂuences were adjusted to ensure
an uniform maximal Ge content of approximately 7 or 17 at.%
for the LD or HD implants, respectively.
Series SiO2 Ion Implantation Annealing
dox Ion E LD HD
(nm) (keV) ( cm−2) ( cm−2)
A 1000 74Ge 1.5 1.8×1015 5.1×1015 Ar (9.0)
3 2.4×1015 6.8×1015 600-1050◦C
6 3.4×1015 9.5×1015 30 s / 10min
12 4.9×1015 1.4×1016
B 100 74Ge 12 - 1.8×1016 Ar (9.0)/
100 74Ge 12 - 1.8×1016 Ar+5%O2 /
28Si 200 - 1.0×1016 Ar+5%H2
50 74Ge 12 - 1.8×1016 900◦C/
28Si 200 - 1.0×1016 1000◦C, 5min
TABLE II: Process sequence and parameters of the wet-
chemical H2O2/H2SO4 cleaning treatment (CP1) and the
modiﬁed cleaning procedures (CP2 - CP4).
Step 1 Step 2 Step 3 Step 4
Process Boiling Ultrasonic Ultrasonic Drying
sequence H2O2/H2SO4 Deionized Isopropanol N2 ﬂow
H2O (C3H8O)
120◦C 20◦C 20◦C 20◦C
10min 10min 1min
CP1
CP2 (step 1 without H2O2)
CP3
CP4
the inﬂuence of the ”extrinsic source” on the Ge redis-
tribution can be neglected. For comparison, a few an-
neals were performed in gas mixtures of Ar+5%O2 or
Ar+5%H2 to stimulate the impact of oxygen or hydro-
gen. Thus, the separation of eﬀects related to the pene-
tration of moisture before annealing or from the anneal-
ing ambient is possible. In a separate experiment, Si ions
were implanted (200 keV/ 1×1016 cm−2) prior to Ge to
study the inﬂuence of an additional deep oxide damage -
where a higher amount of penetrated moisture in the ox-
ide can be suggested - on the Ge loss and redistribution.
B. Analysis Techniques
The content and depth distribution of Ge in SiO2 was
traced by Rutherford backscattering spectrometry (RBS)
using 1.2MeVHe ions at an scattering angle of 170◦.
To improve the depth resolution an incidence angle of
typically 70◦ perpendicular to the surface normal was
used. The penetration of hydrogen or hydrogen contain-
ing species (H2O, OH
−, H+) into the damaged SiO2 af-
ter implantation and cleaning was detected by means of
nuclear reaction analysis (NRA) using the resonance re-
action
1H + 15N −→ 12C + 42He + γ (4.43MeV) . (1)
Details of this technique and the data evaluation are de-
scribed elsewhere.22 The chemical state of Ge was ana-
lyzed by XPS. The measurements were performed by a
Microlab 310F (Fisions) spectrometer using a Mg x-ray
tube (E =1254 eV). The inelastic mean free path of pho-
toelectrons in SiO2 is ≤ 3.3 nm23 which determines the
XPS information depth. Within this study the analysis
is restricted to samples implanted with the lowest energy
(E =1.5 keV) to exclude any inﬂuence of the sputtering
process during depth proﬁling on the chemical informa-
tion.24 The XPS spectra are calibrated in energy and in-
tensity to the C 1s peak (285.0 eV) and the O2s signal,
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FIG. 1: (a) Ge proﬁles according to the implantation param-
eters of Table I, series A; (b) Corresponding damage distri-
bution in terms of the dpa rate. The HD and LD proﬁles are
plotted with closed and dashed lines, respectively.
respectively. The latter is dominated by oxygen from the
SiO2 network and is thus considered as a reference.
III. RESULTS AND DISCUSSION
Figure 1 shows the Ge implantation proﬁles and the
corresponding damage distributions as calculated by
TRIDYN25 and SRIM,26 respectively. Depending on
the energy, the projected range Rp varies between 4 nm
(E =1.5 keV) and 13 nm (E =12 keV). The slight de-
crease of the peak concentration with energy (compared
to uniform 7 and 17 at.% for LD and HD, respectively,
as estimated by SRIM, see Table I) is related to changes
in the matrix composition and density included in the
TRIDYN calculation. Eﬀects of sputtering and oxide
swelling are negligible (LD) or compensate each other
(HD); thus, for each energy the position of the Ge peaks
is independent of the ﬂuences. The damage calculation
[Fig. 1(b)] reveals that the near-surface displacement-per-
atom (dpa) rate is always ≥ 1, i.e. each atom in the oxide
matrix is displaced at least once on an average during
implantation. About 70% of the implanted Ge is located
within the region of strongly damaged oxide (deﬁned by
dpa> 0.3) between 6 and 16 nm depending on the en-
ergy. For samples of series A both the impurity and the
damage proﬁles are far away from the Si substrate which
avoids any inﬂuence of the Si/SiO2 interface on the Ge
redistribution and loss.
A. Ge loss during wet-chemical cleaning
As shown in Fig. 2(a), already a standard wet-chemical
H2O2/H2SO4 cleaning treatment (CP1) after ion implan-
tation reduces signiﬁcantly the Ge content in SiO2. The
Ge loss increases with decreasing implantation energy,
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FIG. 2: Loss of Ge due to wet-chemical cleaning treat-
ment obtained from RBS data (not shown) using the as-
implanted sample as a reference. (a) Ge loss after a standard
H2O2/H2SO4 cleaning procedure before the annealing treat-
ment. (b) A stepwise investigation of the complete cleaning
sequence isolates the H2O2 as the main component responsi-
ble for the Ge loss during cleaning.
i.e. the loss increases as closer the implanted Ge is lo-
cated to the surface. For a shallow Ge implant of 1.5 keV,
5×1015 cm−2 (Rp=4nm) almost all Ge gets lost after
CP1-cleaning. A separation of the diﬀerent steps in-
volved in the cleaning sequence clearly reveals that the
H2O2 component determines the Ge loss during cleaning
[Fig. 2(b)]. An ultrasonic ﬂushing in deionized water or in
hydrocarbon solvents (like isopropyl-alcohol) solely have
only a minor inﬂuence on the Ge loss. A cleaning treat-
ment similar to CP3 but with boiling water (∼ 100◦C)
in step 2 reproduces the result of CP2 which excludes a
crucial inﬂuence of the cleaning temperature.
The signiﬁcant Ge loss during H2O2/H2SO4 (CP1)
cleaning can be explained as follows: During implanta-
tion nearly all Si and O atoms within a near-surface oxide
region are displaced due to atomic collisions [Fig. 1(b)],
which is associated with bond reconﬁgurations. The
as-implanted Ge are bound preferably to oxygen atoms
from the disturbed matrix or additional oxidizing species
(O2, OH etc.) penetrating into the damaged oxide af-
ter implantation. It has been shown by XPS studies
that surfaces of Ge bulk material exposed to air oxidize
to GeO2 (oxidation state Ge
4+)27–29 whereas a mixture
of diﬀerent oxidation states (Ge0, Ge2+, Ge4+) is ob-
served for Ge implanted (E > 100 keV, Rp> 70 nm) thick
SiO2 ﬁlms.
17,30,31 In our experiments, XPS of low-energy
(1.5 keV) implanted samples (see Figs. 3 and 5) conﬁrm
GeO2 (Ge
4+) as the dominant oxidation state of Ge. This
is not surprising as the main part of the Ge is located in
a very-near surface region ≤ 3 nm [cf. Fig. 1(a)]. Ge
oxides or hydroxides diﬀer with respect to their solu-
bility in water: GeO or Ge(OH)2 (Ge
2+) are more or
less insoluble whereas GeO2 (Ge
4+) has a high solubil-
ity.32 H2O2 is a strong oxidizing reagent. In general,
a cleaning procedure, which involves H2O2, transforms
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FIG. 3: XPS Ge 3d and O2s data for the 1.5 keV, HD implant
(as-implanted). The Ge 3d peak reveals a mixture of GeO2
(Ge4+), GeO (Ge2+) and Ge (Ge0) compounds (dotted) with
binding energies of 32.7 eV, 30.9 eV and 29.0 eV, respectively
which is about 0.9 eV per Ge-O bond (see Refs. 27,29,30). The
O2s peak centered at 24.8 eV corresponds mainly to oxygen
from the SiO2 network.
near-surface Ge, GeO, Ge(OH)2 (Ge
0, Ge2+) or similar
components to GeO2 (Ge
4+) and solute this oxide in H2O
(from H2O2→H2O+(1/2)O2) by forming H2GeO3.32 It
has been shown,33 that the presence of oxygen is of vital
importance for the dissolution of Ge in aqueous solutions.
Although the oxidation state Ge4+ is already the major
conﬁguration after implantation and storage at humid air
(Fig. 3), only minor Ge loss is obtained after ﬂushing in
cold or boiling H2O contrary to a H2O2 treatment. This
result indicates that the solution of GeO2 embedded in
the SiO2 matrix (despite damaged) diﬀers from those of
natively oxidized Ge surfaces. It is obvious to assume
that this diﬀerence is related to existing Ge-O-Si bonds
which do not allow an eﬃcient solution in pure water.
Oxygen radicals from decomposing H2O2 provide a high
amount of reactive oxygen to form H2GeO3. The process
starts at the surface and proceeds into depth creating a
porous structure due to the selective removal of solved
Ge. A higher Ge content enables a better chemical at-
tack, thus the Ge loss increases with implantation ﬂuence
[Fig. 2(a)].
B. Ge loss during annealing
During annealing a further Ge loss is obtained. As
shown in Fig. 4 the Ge content decreases with annealing
temperature, which indicates a thermally activated, i.e.
reaction and/or diﬀusion controlled process of Ge loss. A
higher percentage of Ge remains for a higher implanta-
tion depth. A ﬂuence dependence becomes more signiﬁ-
cant the closer the Ge is located to the surface [Fig. 4(b)].
With a higher thermal budget the absolute Ge loss satu-
rates at a level of about 4×1015 cm−2 and 8×1015 cm−2
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FIG. 4: Ge loss after RTA annealings in pure Ar for 30 s
for LD (a) and HD (b) implants at energies between 3 and
12 keV (series A). The bar graphs belong to the left ordinate
showing the remaining Ge content relative to the value af-
ter H2O2/H2SO4 cleaning. The corresponding absolute Ge
loss and the total implanted ﬂuence are indicated by symbols
and a dotted line, respectively (right ordinate). The RBS
measurements reveal minor diﬀerences between the implanted
ﬂuence and the initial parameters (see Tab. I).
for the LD and HD samples, respectively, if enough Ge
is available. For the 1.5 keV, LD implant the residual
Ge content decreases from 62% after cleaning to 40% of
the initial amount already after annealing at 600◦C for
10min. As shown in Fig. 5 in this case only fully oxidized
Ge (GeO2, Ge
4+) and elemental Ge (Ge0) remain after
annealing. The Ge loss during annealing is attributed
to intermediate Ge-O compounds with a mean binding
energy of about 31.7 eV (cf. Ref. 27). This corresponds
e.g. to a Ge3+ conﬁguration, i.e. to Ge connected to
three oxygen atoms with one dangling or Ge-Ge (Ge-Si)
bond.
The Ge loss during annealing is supposed to be due
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FIG. 5: XPS Ge 3d and O2s data prior to (a) and after an-
nealing at 600◦C, 10 min (b) for 1.5 keV, LD implantation.
The diﬀerence spectrum (c) of disappearing Ge during an-
nealing is attributed to Ge3+ (31.7 eV).
to the formation of volatile Ge compounds, i.e. GeH4
or GeO. To form these compounds, excess hydrogen or
oxygen atoms are required in the region of the implanted
Ge. Two sources of excess oxygen and hydrogen can be
deﬁned. Firstly, ion implantation damages the oxide in
a way that adsorbed water from humid air at the surface
is able to penetrate the oxide by point-like H2O or (af-
ter dissociation) by OH− and H+/H3O+ molecules.20,34
The irradiation causes the formation of strained three-
membered ring structures in the SiO2 network, which
are not stable for aqueous solutions.35,36 The near-surface
hydrogen (and oxygen) enrichment in the oxide after ion
implantation is veriﬁed by NRA as shown in Fig. 6 for
marginal implantation parameters. The hydrogen con-
tent decreases in depth in a diﬀusionlike manner without
any visible accumulation in the region of the implanted
Ge. The penetration depth (or the decay) is just corre-
lated to the implantation energy, i.e., the depth of the
modiﬁed oxide. The hydrogen proﬁle is only weakly af-
fected by the wet chemical cleaning treatment, thus the
oxide is already conditioned after exposition to humid air
subsequent to ion implantation. Secondly, the collision
cascade and preferential sputtering during Ge implanta-
tion leads to local changes in the elemental oxide com-
position with respect to the SiO2 stoichiometry. This
process is only associated to oxygen related eﬀects on
the Ge loss and redistribution, whereas the penetration
of additional hydrogen and oxygen (from humidity or as
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FIG. 6: Hydrogen depth proﬁles in SiO2 obtained by NRA
after ion implantation at 1.5 keV, LD () and 12 keV, HD
(N), the latter also after standard cleaning (△). Fitted pro-
ﬁles assuming a diﬀusionlike penetration [using the function
N (x )=N0 erfc (x/2k)+c with the ﬁtting parameter N0, k, and
c] are shown by dashed lines. A standard as-grown thermal
oxide contains less than 0.5 at.% H (Ref. 20).
contaminants in the annealing ambient) into the oxide
have to be considered to both, Ge oxide and hydride for-
mations.
In the following exemplarily for the 12 keV Ge im-
plants, where the highest remaining Ge contents are ob-
tained in Fig. 4, the eﬀects of excess oxygen and hy-
drogen on the loss and redistribution of Ge will be dis-
cussed in detail. The RBS data in Figs. 7(a) and 8(a)
reveal that after annealing in pure Ar the Ge gets lost
mainly from a region behind the proﬁle maximum (HD)
or rather homogeneously (LD) depending on the implan-
tation ﬂuence. The oxygen excess related to moisture
is deduced from NRA data (Fig. 6) assuming a ratio
H:O=2:1. As calculated by TRIDYN, atomic collisions
during ion implantation lead to an oxygen deﬁcit close
to the surface and an oxygen accumultation behind the
implanted Ge proﬁle [Fig. 7(b)]. Thus, the net oxygen
excess can be calculated as presented in Figs. 7(b) and
8(b). The oxygen from moisture preferably saturates
empty Si bonds and compensates the O deﬁcit in the
ﬁrst 15 nm oxide depth for SiO2 reconstruction during
annealing. This process inhibits the formation of Ge
oxides because SiO2(s) has a much higher heat of for-
mation (∆fH
◦= -910.7 kJ/mol) than GeO2(s) (∆fH◦=-
580 kJ/mol) or GeO(s) (∆fH
◦,= -262 kJ/mol).37 Only
the net oxygen excess - obtained mainly behind the Ge
proﬁle in Fig. 7(b) - is supposed to react with the im-
planted Ge impurity atoms to form GeO during anneal-
ing. This GeO is mobile at elevated temperatures and
escapes from the oxide surface toward the annealing am-
bient27 (Ge loss) due to its high vapor pressure (about
1mbar at 700 ◦C).38–40 In a static balance of the calcu-
lated Ge content and the net oxygen excess the spatial
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FIG. 7: Depth dependence of Ge loss during annealing for
12 keV, HD Ge implantation. (a) Ge proﬁles for diﬀerent an-
nealing temperatures as measured by RBS. (b) Total oxygen
excess (squares) from a superposition of oxygen from H2O in-
diﬀusion (dashed line) as obtained from NRA measurements
(Fig. 6) with those - deﬁcit or excess - generated during Ge
implantation (straight line). (c) Proﬁle changes (dotted line)
due to a Ge loss by the formation of GeO with respect to
the oxygen proﬁle from (b) starting from the simulated im-
plantation proﬁle (straight line) [see Fig. 1(a)]. Remaining
free oxygen (squares) according to the static approach causes
further reduction of the Ge content during annealing (dashed
line), which is considered to be more eﬀective at the rear of
the Ge implantation proﬁle with a linearly decreasing impact
toward the oxide surface.
Ge distribution changes as shown in Figs. 7(c) and 8(c)
(denoted ”remaining Ge I”). Such static approximations
- both Ge and O are considered as locally ﬁxed also dur-
ing annealing - are likely in case of an oxygen deﬁcient
oxide as after implantation. Oxygen (and hydrogen) are
presumably bound to Si and Ge forming ≡Si-OH41 or
≡Ge-OH bonds (accordingly ≡Si-H and ≡Ge-H)42–44 or
being attached as H2O.
45 However, some additional ex-
cess oxygen exist labelled as ”free oxygen” in Figs. 7(c)
and 8(c). This oxygen can be considered to be neither
connected to Ge nor to Si in the SiO2 network and is thus
quite mobile during annealing. During diﬀusion toward
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FIG. 8: Depth dependence of Ge loss during annealing for
12 keV, LD Ge implantation (notations as in Fig. 7). In (c)
a homogeneous reaction is considered for simplicity, as ”free
oxygen” is available from both sides of the Ge proﬁle.
the surface it reacts to remaining Ge or excess Si and re-
duces the Ge content further as indicated by ”remaining
Ge II” in Figs. 7(c) and 8(c). This estimation represents
an upper limit of loss assuming the implanted Ge as the
dominant sink for oxygen. For a lower Ge loss some oxy-
gen might have left the oxide toward the ambient or is
trapped at the Si bulk in the other diﬀusion direction. As
a consequence, only the remaining Ge content is available
for NC formation and determines the size and density of
the corresponding NC’s.
The model of GeO formation and emanation clearly re-
produces the changes of the Ge proﬁle shape after anneal-
ing as measured by RBS Figs. 7(a) and 8(a); Note, that
the RBS depth proﬁles are superposed by the Si detec-
tor resolution (FWHM≈ 15 keV) leading to a broadening
of the Ge distribution. Furthermore, the calculated Ge
losses are in reasonable agreement with the experimental
values (LD/HD: calculated: 83%/33%, exp.: 69%/45%),
which conﬁrms the main assumptions of the model.
A similar calculation can be performed for a hydro-
gen related loss assuming the formation of volatile GeH4
instead of GeO (see Fig. 9), but due to the Ge:H=1:4
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FIG. 9: Ge loss and redistribution due to GeH4 formation
simulated for the 12 keV, HD Ge implant. The initial hy-
drogen concentration (squares) is taken from NRA (Fig. 6).
The simulation reveals negligible proﬁle changes for both, the
static and diﬀusion approximations. The initial Ge distribu-
tion is calculated by TRIDYN (straight line).
ratio the expected Ge loss is much lower (. 20%) and
does not reproduce the changed proﬁle shape. In ad-
dition, from thermodynamics the formation of GeO(g)
(∆fH
◦=-46.2 kJ/mol) is favored compared to GeH4(g)
(∆fH
◦=+90.8 kJ/mol)37 during annealing if both reac-
tion pathways are possible.
In summary the following reactions occur during an-
nealing in pure Ar leading to the formation of volatile
GeO.
For moisture components (H2O←→H++OH−):
2Ge + H2O←→ ≡Ge-H + ≡Ge-OH (2)
←→ Ge + GeO(g)↑ + H2(g)↑ (3)
and for O excess caused by recoils:
Ge + (1/2) O2 −→ GeO(g) ↑ . (4)
The reactions stop if all excess O is consumed which is
considered to be the reason for the saturating Ge loss for
higher annealing temperatures [cf. Fig. 4(b)]. These con-
siderations hold primarily for systems where the content
of Ge in SiO2 considerably exceeds the amount of reac-
tive oxygen. Otherwise, as for 1.5 keV Ge implantation,
the formation of GeO2 is much more probable (cf. Figs. 3
and 5) which is completely miscible with SiO2. In case
Ge NC’s are formed and just partially oxidized or passi-
vated by a GeO2 shell, a reduction might occur during
annealing in oxygen deﬁcient ambient by the formation
of volatile GeO.27,28,32
Ge+2H2O−→GeO2+2H2(g)↑ (5)
Ge+GeO2−→ 2GeO(g)↑ (6)
As previously demonstrated in this paper, the Ge loss
is mainly determined by the amount and distribution of
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FIG. 10: (a) Ge distribution after annealing in Ar/H2 or
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◦C for 5min obtained by RBS. (b)
Changes in the Ge proﬁle taking only displaced oxygen dur-
ing implantation into account. The data for the Ge content
and O excess are obtained by TRIDYN calculations.
excess oxygen with respect to the position of the im-
planted Ge proﬁle. Due to the strong inﬂuence of implan-
tation and annealing parameters, an estimation of the Ge
loss requires a modeling based on the most relevant pro-
cesses with detailed knowledge of the experimental con-
ditions. From the diﬀusion-like moisture distribution in
SiO2 as obtained by NRA a dominating Ge loss close to
the SiO2 surface would be expected. But in this region
Ge is stabilized by an O-deﬁcient oxide which consumes
a signiﬁcant part of the penetrating oxygen for the re-
covery of the SiO2 network. The formation of small Ge
precipitates or NC’s in SiO2 suppresses the Ge loss due
to the self-limiting oxidation of small particles.46 This
might contribute to a smoother proﬁle of the remaining
Ge, but is not able to avoid the Ge loss in general.
8C. Inﬂuence of annealing ambient and extended
oxide damage
In the previous chapter due to annealing in ultra-pure
Ar, we were capable to investigate solely the role of the
”intrinsic source” (caused by the penetration of moisture
after ion implantation) on the Ge loss and redistribu-
tion. Reactive species introduced by the annealing am-
bient had been excluded. In the second set of samples
(series B, dox≤ 100 nm) the annealing ambient has been
enriched by a small amount of oxygen or hydrogen (see
Tab. I) to stimulate the corresponding eﬀects compared
to annealing in ultra-pure Ar. The Ge implantation was
performed at 12 keV, 1.8×1016 cm−2 which is close to the
12 keV, HD implant of the preceding experiment (series
A).
As shown in Fig. 10(a) annealing in pure Ar at 900◦C
for 5min leads again to a considerable Ge loss (60%) with
similar changes in the Ge proﬁle shape as obtained be-
fore [cf. Fig. 7(a)]. Annealing in an oxygen containing
ambient (Ar+5%O2) causes a clear Ge redistribution to-
ward the surface with a slightly lower total loss of about
40% of the initial Ge amount, whereas additional hydro-
gen (Ar+5%H2) signiﬁcantly reduces the loss to about
17%. In agreement to previous investigations14–17 for
annealing in oxygen containing atmosphere, GeO2 has
formed in a region close to the surface where the pro-
ﬁles of in-diﬀusing oxygen and out-diﬀusing Ge species
(mainly GeO) overlap during annealing. An oxidation to
GeO2 ﬁxes the volatile GeO within the oxide and reduces
the total Ge loss.
2GeO +O2(g) −→ 2GeO2 (7)
In case of the formation of volatile GeH4 in SiO2 a
much enhanced loss was expected during annealing in
Ar+H2, but contrariwise Ge seems to be immobilized
in presence of hydrogen at least for 900◦C annealing.
About the reason for this behavior one can just speculate
considering the present experimental data. With respect
to moisture related loss [Eq. (2)], Ge-O compounds like
≡Ge-OH can be reduced by hydrogen to elemental Ge
under emanation of H2O.
47
≡Ge-OH + (1/2)H2(g) −→ Ge + H2O(g) ↑ (8)
On the other hand the balance reaction in Eq. (3) might
be weighted to the left side due to a signiﬁcant partial
pressure of H2 in the oxide, which suppresses the forma-
tion of GeO by hindered release of gaseous H2. In both
cases the Ge loss due to the moisture related oxygen ex-
cess will be reduced. Assuming solely recoiled oxygen,
the respective calculations illustrated in Fig. 10(b) val-
idate the experimental results. The calculated Ge loss
of 12% is very close to the experimental value of 17%
also corresponding to proﬁle changes. The recoiled ex-
cess oxygen oxidizes local Ge to GeO, which is appar-
ently not aﬀected by H2 at 900
◦C. It seems to be plau-
sible that a single weak Ge-OH bond (moisture) can be
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FIG. 11: (a) Ge distribution obtained by RBS for a consec-
utive 200 keV Si (Rp=280 nm) and 12 keV Ge implantation
in 100 nm SiO2 (series B) after annealing at 900
◦C for 5min
in diﬀerent ambients. (b) TRIDYN simulation of the Si/Ge
implantations according to stoichiometry changes between Si
and O (oxygen excess). The dpa rate during implantation
(dashed lines) is also shown and refers to the right ordinate.
easier released by hydrogen than stronger Ge=O bonds
(displaced oxygen).
In a diﬀerent experiment a sequential 200 keV Si and
12 keV Ge implantation was carried out in 100 nm SiO2
(cf. Tab. I) without braking the vacuum condition during
implantation. As shown in Fig. 11(b) the number of dpa’s
exceeds about 5 across the whole oxide, whereas the con-
tent of implanted Si remains negligible (≤ 0.1 at.%). One
could assume that a homogeneous irradiation of the en-
tire oxide layer forces the penetration depth of moisture.
But, as illustrated in Figs. 11(a) and 10(a), independent
from the annealing ambient, almost the same Ge loss
and redistribution is obtained after annealing in compar-
ison to ﬁlms without Si irradiation. The homogeneous
oxide damage from the Si irradiation has apparently no
impact on the total moisture content within the oxide.
As shown in Fig. 11(b) the oxygen redistribution from
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FIG. 12: Ge proﬁles from RBS after combined Si and Ge
implantation in 50 nm (left) and 100 nm (right) SiO2 ﬁlms,
annealed in pure Ar at 900◦C and 1000◦C for 5min (series
B). A distinct Ge amount is trapped at the Si/SiO2 interface
(marked by arrows). Nearly the same results were obtained
for a single Ge implantation in 100 nm SiO2 without Si irra-
diation.
atomic collisions during Si irradiation is negligible com-
pared to the subsequent Ge implant. Thus, the penetra-
tion of moisture seems to be more related to the depth
of sub-stoichiometric oxide as generated by Ge implanta-
tion, which reﬂects a higher amount of Si dangling bonds,
than to the total number of dpa’s [Fig. 11(b)]. Thus,
the diﬀusion-like moisture proﬁle in ion-irradiated SiO2
might saturate even for a deeper oxide damage at a level
similar to the hydrogen depth proﬁle in Fig. 6 for 12 keV
implantation.
IV. DIFFUSION OF Ge AND GeO IN SiO2
A. Activation energy of diﬀusion
Besides mobilized Ge due to GeO formation there is
no broadening of the remaining Ge proﬁle as shown e.g.
in Fig. 10(a) for annealing in Ar+H2. This clearly indi-
cates that for T≤ 1000◦C elemental Ge has apparently
a much lower mobility in SiO2 than GeO. From our
experiments a diﬀusion coeﬃcient of D≪ 10−16 cm2/s
at 900◦C can be estimated. For substitutional Ge
in amorphous silica glass, Minke and Jackson48 de-
termined the diﬀusivity to D(900◦C)=2.6×10−21 cm2/s
and D(1000◦C)=2.2×10−19 cm2/s (D0=7250 cm2/s;
EA=5.69 eV) which enables a diﬀusion length of only a
few nanometer for T =1000◦C. It is noteworthy that the
activation energy for the self-diﬀusivity of Si in SiO2 ﬁlms
is close to that value (EA=5.34 eV
49) which indicates an
unique diﬀusion mechanism probably slightly inﬂuenced
by the diﬀerent atomic radii (Si: 1.46 A˚, Ge: 1.52 A˚).
More detailed information concerning the activation
energy for the diﬀusion of GeO can be derived from the
Ge accumulation after annealing at the Si/SiO2 interface
as shown in Fig. 12. This accumulation is a common ef-
fect in Ge implanted SiO2 ﬁlms
13,15 caused by a conden-
sation of Ge and O from diﬀusing GeO at the substrate
surface according to Eq. (9).
Si+ 2GeO −→ SiO2+2Ge (9)
During annealing time ta an areal density m (T, ta) of Ge
atoms is trapped at the Si/SiO2 interface, more precisely
at the uppermost atomic layers of the Si substrate, in
a distance ∆x to the Ge proﬁle. Accordingly, there the
Ge concentration is initially N0=0 with a constant gra-
dient toward the Ge proﬁle of ∆N (T )=N (T ) -N0, i.e.
no Ge is re-emitted from the Si substrate into the ox-
ide. Assuming an uniform diﬀusion coeﬃcient D ̸=D(x),
a linearization of the Fick’s ﬁrst law yields
m(T, t) = D(T )
∆N(T )
∆x
ta = D˜0 exp
(
−EA
kT
)
ta
∆x
.
(10)
The atomic concentration N (T ) of the diﬀusing Ge
specie close to the Ge proﬁle depends on the heat
of formation for the corresponding chemical reaction.
Thus, the total activation energy EA includes both,
the energy of formation and migration; D˜0 is an ef-
fective prefactor of diﬀusion (unit: 1/cm s). From
the RBS data in Fig. 12 in case of implantation in
the 50 nm thick oxide m(900◦C)=1.6×1014 cm−2
and m(1000◦C)=3.4×1014 cm−2 can be eas-
ily deduced resulting in EA≈ 0.95 eV. For
100 nm thick SiO2 m(900
◦C)≤ 3×1013 cm−2 and
m(1000◦C)=1.0×1014 cm−2 are obtained, but the ﬁrst
value indicates just an upper level as the amount of
trapped Ge is below the detection limit. An respective
activation energy of EA≥1.55 eV indicates that the
diﬀusivity of GeO is clearly inﬂuenced by the Si/SiO2
interface whereas EA increases with the distance of the
Ge proﬁle to the interface. A similar eﬀect of the oxide
thickness is reported for Si self-interstitial diﬀusion in
SiO2
50 and is explained by the emission of O vacancies
(or SiO) from the interface (see also chapter IV.C).
B. Supposed mechanism of GeO diﬀusion in SiO2
From our experiments GeO is identiﬁed as the mobile
species in SiO2 which explains both, the correlated Ge
redistribution and loss. But the diﬀusion mechanism de-
serves closer attention, as the idea of a diﬀusing GeO
molecule through the SiO2 network is probably mislead-
ing. At elevated temperatures (T ≥ 900◦C), which are
required for NC formation and oxide annealing, statisti-
cally breaking and re-forming of Si-O bonds occurs within
the SiO2 network including bond switching during relax-
ation. Thus, it is likely to assume that the GeO molecule
is integrated into the covalent structure of SiO2. In
Fig. 13(a-c) a possible conﬁguration for embedded GeO
in the SiO2 network is schematically shown neglecting
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FIG. 13: Model for the introduction of a GeO molecule in the
SiO2 network. (a) Switching of two Si-O bonds (marked by
crosses) leads to a reconﬁguration as suggested in (b) by the
formation of a bound Ge interstitial and an oxygen vacancy
or to a probably more relaxed state as shown in (c). The lat-
ter conﬁguration is similar to the triangular-oxygen-deﬁciency
center in SiO2 as proposed by Uchino et al..
51 A 3d model of
(c) is shown in (d) for instance with an interatomic distance
of 1.6 A˚ and 2.38 A˚ for Si-O and Si-Ge, respectively,52 and a
Si-O-Si (Ge-O-Si) bond angle of about 144◦.
the real tetragonal structure of the oxide. The switch-
ing of two Si-O bonds leads to a structure similar to a
so-called Ge oxygen-deﬁcient center (Ge ODC)52 charac-
terized by an oxygen vacancy (Vo) in combination with
a substitutional Ge atom (SGe). Several possible models
for an oxygen vacancy in SiO2 are reported.
51,53,54 A con-
ﬁguration as in Fig. 13(c) with three oxygen bonds and
one Ge-Si bond corresponds to a Ge3+ oxidation state as
obtained in the XPS spectra in Fig. 5.
SiO2 +GeO −→ SGe +Vo (11)
Remember that with GeO also an extra O is introduced
which migrates accompanied to the Ge ODC. But, along
its way through the oxide, it is exchanged with oxy-
gen from the relaxing SiO2 network. If such a Ge ODC
reaches the oxide surface, it emanates from the surface
into the annealing ambient as a GeO molecule. In case O
is present in the annealing ambient, the oxygen vacancy
and thus the Ge ODC is annihilated forming ”immobile”
GeO2 which is embedded in SiO2. This state corresponds
to the ﬁxed Ge amount closer to the oxide surface as
shown in Fig. 10(a).
In the temperature range up to 1000◦C oxygen va-
cancies have a much higher mobility in SiO2 than Si or
Ge interstitials.53,55 Previous experiments reveal that in
Ge doped silica glass only Ge ODC’s are observed or,
in other words, the oxygen vacancies localize preferably
near Ge atoms.52,56 Si-Si related ODC’s with neighbor-
ing Ge atoms are transformed in an exothermal reaction
to Si-Ge related ones due the weaker Ge-O bond with an
energy gain of ER≃ 0.6 eV.52
≡Si-Si≡+≡Si-O-Ge≡ −→ (12)
≡Si-Ge≡+≡Si-O-Si≡+ ER
The existence of such Ge related oxygen vacancy defects
was conﬁrmed at Ge implanted oxides by luminescence
measurements.57,58 The process of enhanced Ge diﬀusiv-
ity is similar to the well known transient enhanced diﬀu-
sion of boron which is related to the diﬀusion of mobile Si
self-interstitials in Si bulk material.59 Here, the Ge impu-
rity atom is connected to a highly mobile oxygen vacancy
representing a diﬀusing Ge ODC complex. In that way
the Ge atom gains a much higher diﬀusivity than a Ge
interstitial alone. Recent investigations by Minke et al.48
show that the activation energies for the diﬀusion of Ge
and Si in SiO2 are nearly equivalent which leads the au-
thors to the suggestion that the diﬀusion mechanism is
similar for both. Dangling bonds of the glassy matrix are
supposed to be involved in the diﬀusion process instead
of an Si or Ge interstitial motion. This clearly underlines
the coherence of our model.
C. Role of Si/SiO2 interface
The existence of a sub-stoichiometric SiOx (x< 2) re-
gion close to the Si/SiO2 interface is well-known and
widely accepted in the microstructure of SiO2 ﬁlms on Si.
This is equivalent to the presence of a high concentration
of oxygen vacancies decaying with oxide depth.60 The
emission and diﬀusion of Vo is much more pronounced
during annealing in an ambient with low or even negligi-
ble oxygen partial pressure.61 As the O vacancies are es-
sentially involved in Ge ODC’s (shown before), the mobil-
ity of the Ge increases with the number of available oxy-
gen vacancies. This explains the enhanced Ge mobility
with decreasing distance of the Ge proﬁle to the Si/SiO2
interface as obtained from Fig. 12. Our calculated values
for the activation energy of Ge migration of EA≈ 0.95 eV
and EA≥ 1.55 eV approximate the reported value of oxy-
gen vacancy migration of EA=1.8 eV
53 (from ab initio
calculations according to an ideal oxide network) with in-
creasing oxide thickness. Available oxygen vacancies sup-
port pathways for the Ge atoms diverging from the ideal
model of oxygen vacancy migration. In the balance of
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energies a contribution of formation (EA=0.85 eV from
ab initio calculations62,63) can be omitted as the detach-
ment of Ge atoms from Ge precipitates in SiO2 (which
form already during Ge implantation) is mediated by an
exothermal reaction similar to an oxidation to GeO.
As a comparable eﬀect, the self-diﬀusivity of Si in
SiO2 shows also a signiﬁcant dependence on the oxide
thickness.50 The diﬀusivity increases with reduced oxide
thickness, but this inﬂuence gets weaker if oxygen is in-
troduced in the annealing ambient.49,50 SiO molecules
are discussed to be involved in the Si self-diﬀusion.64–66
It was argued, that, especially during annealing at very
low oxygen partial pressure, SiO molecules are emitted
from the Si/SiO2 interface into the oxide.
61 But, the
explanation of the present results using GeO and SiO
molecules instead of O vacancies leads to contradictions.
The molecules would annihilate each other when they
meet in the oxide region between the Ge proﬁle and the
Si/SiO2 interface.
GeO+SiO−→SiO2+Ge (13)
An unbound Ge interstitial would remain in SiO2, which
has a much lower diﬀusivity in SiO2 than GeO as dis-
cussed before. The Ge diﬀusivity would tend to de-
crease with decreasing oxide thickness in contradiction
to present results (Fig. 12). But, as mentioned by Stes-
mans et al.54, the model of SiO in SiO2 can conceivably
be unravelled by the idea of a Si-Si oxygen vacancy in
accordance to our structure hypothesis.51
SiO−→SiO2+Vo (14)
Migrating oxygen vacancies cause long-range distortions
in the oxide network52 leading actually to a Si self-
diﬀusion in SiO2. Penetrating oxygen in SiO2 from the
annealing ambient annihilates the oxygen vacancies and
suppresses the Si self-diﬀusion. Thus, the Si self-diﬀusion
in SiO2 can be explained by a mechanism involving oxy-
gen vacancies instead of SiO molecules or Si interstitials.
V. CONSEQUENCES OF THE Ge LOSS AND
REDISTRIBUTION FOR A Ge NANOCRYSTAL
MEMORY DEVICE
The signiﬁcant mobility of Ge can be used for the for-
mation of a self-organized Ge NC layer close to Si/SiO2
interface which has been reported for Ge implanted gate
oxides of 100 nm10 or more device relevant of 20 nm
thickness.9,18 Such a near-interface NC layer is a de-
sired conﬁguration for Ge-nanocrystal-based memory de-
vices.3,4,9,11 The Ge redistribution due to volatile GeO or,
in other terms, due to Ge ODC’s during annealing in Ge
implanted SiO2 (dox=20nm) is illustrated in Fig. 14(a).
The Ge loss, mainly occurring at the near-surface region,
is about 30% of the implanted ﬂuence after annealing at
950◦C for 30 s.
Contrary to the Ge accumulation at the uppermost Si
substrate shown in Fig. 12, here the Ge forms NC’s within
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FIG. 14: Formation of a near-interface layer of Ge NC’s
in 20 nm SiO2 after 5×1015 74Ge+-ions/cm2 implantation at
12 keV and ion implantation (△) and annealing (N). After an-
nealing the major part of the Ge (∼ 1.3×1015 cm−2) is located
in vicinity to the Si/SiO2 interface. A minor part is trapped
at the Si substrate surface. (b) HAADF STEM image reveals
separate Ge NC’s of about 2 nm size, visible as bright spots,
close to the Si/SiO2 interface and some individual in the oxide
bulk.
the oxide which is conﬁrmed by TEM [Fig. 14(b)]. This
process deserves a more detailed description. For IBS
in thin gate oxides (dox≤ 20 nm), the implantation cas-
cade usually meets the Si substrate resulting in a mixing
of the Si/SiO2 interface. During subsequent annealing
(phase-)separation of Si and SiO2 occurs associated with
a complete interface reconstruction and a formation of
tiny Si precipitates in the SiO2 close to the Si/SiO2 in-
terface.70 At these Si precipitates a signiﬁcant amount of
mobile Ge (from GeO) condenses [cf. Eq.(9)]. The high
contrast of the bright spots in the TEM micrograph of
Fig. 14 conﬁrms that the NC’s are composed mostly by
Ge atoms, as such small Si NC’s would be not resolv-
able by high-angle annual dark ﬁeld (HAADF) scanning
TEM. On the contrary to Ge interstitial diﬀusion, the
migration of GeO-like complexes lead to an oxidation of
the excess Si in SiO2 conﬁrming the formation of a nearly
elementary pure Ge NC’s layer.
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FIG. 15: Formation of a Si NC layer close to the Si/SiO2 interface traced by 3D-KLMC simulation for a stack of 50 nm n
+-
poly Si/15 nm SiO2/(100)Si which is irradiated by 50 keV, 1×1016 Si+-ions/cm2. The gray scale/color reﬂects the number of
diatomic Si-Si bonds. After 50000 MC steps Si NC’s and SiO2 clusters are formed in the SiO2 and the Si bulk, respectively.
Due to the higher mobility of O in Si than Si in SiO2 the Si NC’s are far more stable than the SiO2 clusters in Si. With
proceeding simulation/annealing time the Si/SiO2 interface gets smoother and the NC’s dissolve until a equilibrium of totally
separated regions (SiO2 and Si bulks) is reached. The KMC simulation was performed by K.-H. Heinig, Forschungszentrum
Dresden-Rossendorf, and is presented with kind permission of the author and the publisher3 (see also Refs. 67–69).
The process of interface reconstruction and formation
of Si precipitates (or even NC’s) in the oxide can be
traced in a 3D-KLMC simulation as presented in Fig. 15.3
As a model system, there a Si/SiO2/Si stack is treated
by a Si irradiation. The Si excess in the oxide close to the
Si/SiO2 interfaces is achieved just by ion beam mixing,
more or less independent on the kind of the implanted
ions. During annealing the interfaces recover and a cer-
tain amount of mixed Si atoms remain within the SiO2
forming precipitates which subsequently grow to Si NC’s.
The inﬂuence of mobile Ge has to be carefully adjusted
according to the right balance in processing between the
presence of excess oxygen necessary for the Ge redistri-
bution and the Ge loss, especially if a single NC layer
is desired. Besides appropriate implantation conditions,
special care has to be taken for the oxygen partial pres-
sure in the annealing ambient which has to be quite low;
otherwise GeO2 formation in the gate oxide dominates.
A small amount of hydrogen in the annealing ambient
can be used to suppress the Ge loss. In addition sub-
sequent thermal processes during device fabrication in-
cluding hydrogen or oxygen containing species and/or
post-IBS heat treatments may inﬂuence the NC’s ar-
rangement. The deposition of a capping layer like Si3N4
prior to implantation is not helpful because in this case
oxygen from moisture is excluded which is needed for a
considerable Ge redistribution.
VI. SUMMARY
A considerable Ge loss and redistribution is obtained
during cleaning and annealing treatment of low-energy
Ge implanted SiO2 ﬁlms, whereas the loss becomes more
pronounced the closer the implanted proﬁle is located to
the oxide surface. A model for the diﬀusion of Ge in
SiO2 is given, which explains the high mobility of Ge in
the oxide during annealing considering oxygen vacancies
as the key diﬀusing elements. Ge loss and redistribution
are strongly correlated to (i) a spatial modiﬁcation of the
oxide stoichiometry due to atomic relocations during ion
implantation, and (ii) the penetration of additional oxy-
gen and hydrogen species into the damaged oxide after
implantation. Atomic collision during Ge implantation
leads to a near surface oxygen deﬁcit (i.e. Si enrichment)
and an oxygen excess slightly behind the Ge implanted
proﬁle with respect to the initial SiO2 stoichiometry. Ad-
ditionally, moisture (H2O vapor, H and OH) penetrates
into the damaged oxide during storage at air, compen-
sates a Si excess close to the oxide surface and enhances
the oxygen excess in further depth. Thus, depending on
the implantation parameters the overall oxygen (and hy-
drogen) excess in SiO2 (”intrinsic source”) is already con-
ditioned prior to annealing. Apart from very shallow Ge
proﬁles, where H2O2 containing cleaning chemicals cause
a drastic reduction of the Ge content in the oxide by the
formation of water soluble compounds (GeO2, H2GeO3),
the main Ge loss and redistribution occurs during sub-
sequent annealing treatment. For neutral annealing am-
bients (e.g. Ar) the local ratio of Ge and excess oxygen
within the oxide after ion implantation and cleaning de-
termines, whether Ge is incorporated in the SiO2 net-
work as GeO2, oxidizes to highly mobile GeO or remains
as elemental Ge forming Ge NC’s. A small amount of
oxygen in the annealing ambient assists the formation of
GeO and GeO2, whereas an H2/Ar annealing at 900
◦C
signiﬁcantly reduces the Ge loss probably due to a re-
duction of Ge oxides. During annealing the Ge loss is
related to mobile GeO which diﬀuses toward the oxide
surface and escapes there into the annealing ambient (or
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the vacuum) due to its high vapor pressure. The diﬀusiv-
ity of GeO in SiO2 (D > 10
−16 cm2/s at 900◦C) is orders
of magnitude higher than of Ge interstitials. These con-
siderations agree to the experimental result15 that the
Ge redistribution in SiO2 is highly suppressed for sam-
ples protected by a diﬀusion barrier (e.g. Si3N4) prior
to implantation avoiding a penetration of the damaged
oxide by moisture or oxygen. GeO molecules in SiO2 can
be considered to be equivalent to Ge ODC’s. Then, the
diﬀusion mechanism is determined by the correlated Ge
and oxygen vacancy movement through the oxide. As the
Si/SiO2 interface acts as an additional source of oxygen
vacancies, the diﬀusivity of Ge is inﬂuenced by the oxide
thickness, too.
Although a Ge loss is an undesired eﬀect, with our
ﬁndings and the diﬀusion model the high Ge mobility can
advantageously be used to form a near-interface, δ-like
Ge NC’s layer in thin gate oxides for multidot memory
devices. The diﬀusing Ge is trapped at Si nucleation
centers close to the Si/SiO2 interface which are formed as
a result of interface mixing and phase separation during
ion implantation and annealing, respectively.
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The write performance of a multidot-memory-like structure with respect to hole tunneling is
investigated in MOS (metal-oxide-semiconductor) capacitors. The oxide of the MOS structure on
p-type Si contains a layer of ion beam synthesized Ge nanocrystals (NC’s) very close to the Si/SiO2
interface. This structure is modeled in a floating-gate-like approach, where the NC’s are considered
as individual storage nodes and charged by direct tunneling of holes. Quantum confinement and
Coulomb blockade effects of small Ge NC’s (1 - 6 nm) are discussed and found to be negligible for the
present structure. A close agreement between the calculated write characteristics and experimental
data clearly confirms the validity of the model. From the simulation results it is predicted that a
flatband voltage shift of about ∆VFB =-1V could be gathered with programming times tprog < 1µs.
The write parameters (pulse voltage and duration) for a given ∆VFB value are mainly determined
by the distance of the NC’s to the substrate.
I. INTRODUCTION
Since the mid 90s the multidot memory has been of
major interest in the research activities of emerging mem-
ory devices.1,2 This memory concept is based on a layer
of well separated Si or Ge nanocrystals (NC’s) embedded
in the transistor gate oxide substituting the floating gate
of classical Flash-memory devices. Among various tech-
niques for NC’s fabrication3 ion beam synthesis (IBS) has
been established as a versatile method to produce a high
density (> 1012 cm−2) of small (< 3 nm) Ge or Si NC’s in
thin gate oxides.4,5 Multidot memories likewise promise
short programming/write times (tprog < 1µs), low oper-
ating voltages (|V prog|¿ 10V) as well as high endurance
(109 cycles) with preferably long data retention.2,6,7
Previously, it was shown that in thin SiO2 films IBS
enables the formation of a self-organized, δ-like layer of
Ge NC’s close to the Si/SiO2 interface.
4,8,9 In this paper,
the write performance of such Ge NC’s containing gate
oxides is investigated by means of MOS (metal-oxide-
semiconductor) capacitors. As the charge transfer oc-
curs in the direct tunneling (DT) regime, charging by
holes (instead of electrons) offers the advantage of an en-
hanced data retention due to the higher tunneling barrier
φb.
10 We studied the time dependence of hole charging
under substrate accumulation conditions. The evaluation
is based on capacitance-voltage (C-V) measurements of
MOS capacitors which restrict the programming time to
tprog & 3ms. To predict the performance for shorter pro-
gramming times (tprog <ms), the experimental study is
accompanied by simulations using a physical / electrical
model of the device structure.
II. EXPERIMENTAL DETAILS
The MOS capacitors with a Ge NC containing gate
oxide were prepared as follows: 74Ge+-ions (12 keV,
5×1015 cm−2) were implanted at room temperature in
20 nm thick oxide thermally grown on <100> p-type Si
with a resistivity of ρ=10Ω cm. After a standard clean-
ing step in H2O2/H2SO4 rapid thermal annealing (RTA)
was carried out at 950◦C for 30 s in Ar to recover the
damaged oxide and to form the NC’s. Afterwards, metal
dots (A = 0.1mm2) were fabricated by Al-sputtering,
photolithographic patterning and a 400◦C, 15min fur-
nace anneal in N2.
The Ge profile and the corresponding NC distribu-
tion in the gate oxide were characterized by Rutherford
backscattering spectrometry (RBS) and scanning trans-
mission electron microscopy (STEM), respectively. The
RBS spectra were obtained by 1.7MeV He+-ions at a
scattering angle of 170◦ and an incident angle of 70◦
to improve the depth resolution. The STEM analysis
was carried out using a high-angle annular dark-field
(HAADF) detector (acceptance angle about 2.8◦) in a
FEI Tecnai 20 FEG microscope operating at 200 kV. The
C-V characteristics of the MOS capacitors were mea-
sured by a Keithley 590 CV analyzer at 100 kHz using
a Keithley 237 voltage source as an external program-
ming square-pulse generator. The measurement sequence
tprog
t read
twait
Vgate =0V
Vprog
Vread
< 0V
FIG. 1: Sequence of applied voltage pulses to investigate the
write and retention characteristics of MOS capacitors.
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FIG. 2: Ge profiles after ion-implantation (M) and anneal-
ing (N) as measured by RBS. After annealing the major
part of the Ge (∼ 1.3×1015 cm−2) is located in vicinity to
the Si/SiO2 interface. During annealing ∼30% of the im-
planted Ge amount gets lost by the formation of volatile
species (mainly GeO).
is shown in Fig. 1. The MOS devices were charged by
negative gate voltage pulses (-3V≥V prog ≥ -8V) with
durations of 3ms ≤ tprog ≤ 30 s. After twait=1ms at
the reference potential of 0V, a read pulse was applied
with |V read|<|V prog| for tread = tprog while the C-V data
C (V read) are recorded. Vread is adjusted in such a way
that at the beginning of the read-cycle C (Vread) is about
CFB(V FB,0) which avoids an influence of the reading
process on the charge state of the NC’s after program-
ming. CFB denotes the flatband capacitance and VFB,0
the flatband voltage of the initial (uncharged) MOS ca-
pacitor. Thus, the flatband voltage shift - as a measure of
the stored charge - is easily obtained as ∆V FB=Vread-
VFB,0. Profiting from a short data retention (∼ s) and a
high endurance this procedure was repeated for each data
point (Vprog, tprog). The retention data are obtained
for a single programming pulse with tprog =100ms and
a series of adapted Vread pulses with prolonged twait in
between.
III. RESULTS AND DISCUSSION
A. Structural characteristics of the Ge NC layer
To enable a calculation of the charging characteristics
∆VFB = f (Vprog, tprog), the size, density, and position of
the NC’s had to be specified as input parameters for the
transient model. The initial (as-implanted) Gaussian-
shaped Ge profile is centered in the oxide with a peak
concentration of about 7 at.%. As obtained from RBS
in Fig. 2 during annealing a significant Ge redistribution
takes place towards the Si/SiO2 interface. A layer of sep-
Si
SiO2Ge-NC layer
10 nm
23 nm
FIG. 3: Cross-sectional HAADF STEM micrograph after Ge
implantation and annealing. A layer of separate Ge NC’s
formed close to the Si/SiO2 interface with individual distance
to the Si substrate. Some NC’s are located in the oxide bulk.
The bright spots confirm that the NC’s consist mainly of
Ge since Si NC’s in SiO2 would have a much weaker con-
trast. A proof of crystallinity succeeded for a similar sample
with a higher Ge content using the same annealing conditions
(950 ◦C, 30 s).9
arated Ge NC’s forms in the oxide close to the interface
as confirmed by STEM imaging (see Fig. 3). This ef-
fect is a characteristic feature for Ge NC formation by
IBS in thin SiO2 films; its physical origin has been de-
scribed elsewhere.8,9 For the near-interface NC’s a mean
size of dnc≈ 2 nm and a density of Nnc≈ 1×1012 cm−2
as a lower limit can be deduced from STEM. For a to-
tal oxide thickness of 23 nm the tunneling oxide thick-
ness dtox varies between about 1 and 2.5 nm. An up-
per limit of the NC density of Nnc≈ 7×1012 cm−2 can
be estimated from RBS if the amount of near-interface
Ge (1.3×1015 cm−2) contributes to equal sized NC’s of
2 nm. Assuming Nnc≈ 3×1012 cm−2 and dtox=2nm the
mean distance between adjacent NC’s is 3.8 nm. This is
about twice the distance to the substrate which clearly
favors the charge exchange with the substrate and pre-
vents charge dispersion between NC’s. The subsequent
400 ◦C anneal is negligible concerning NC size and dis-
tribution.
B. Modeling of the transient programming
characteristic
For Si implanted gate oxides Kalnitsky et al.11 sup-
posed that the charging is attributed to traps or defect
centers whereas their distribution follows the implanta-
tion profile. This approach neither consider the forma-
tion of NC’s in the oxide nor the elemental redistribu-
tion during annealing which is characteristic for Ge im-
planted oxides.9,12 Here, the MOS structure is electri-
cally modelled in a floating-gate-like approach13,14 with
a narrow distribution of equal-sized Ge NC’s in the gate
oxide. The NC’s are considered as storage nodes (Fig. 4)
subsumed in a layer with capacitances towards the sub-
strate and gate electrode Ctox and Ccox representing the
tunnel- and the control-oxide, respectively. For negative
3Al- gate
p - Si
NC
}controloxide
} tunnel
oxide
(a)
C
Vgate
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Ctox
storage
node
(d )tox
JFN
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Q
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FIG. 4: (a) Structure model of a NC containing MOS diode.
(b) Equivalent circuit for one NC as a floating storage node
(schematics derived after Ref. 18).
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FIG. 5: Band diagram of a MOS structure with a Al-gate
and a Ge NC’s containing gate oxide for a negative gate volt-
age. Hole-DT from an accumulated p-Si substrate towards
the NC’s is shown. Dotted lines adumbrate a larger bandgap
due to quantum confinement of the Ge NC’s.
programming voltages (Vprog) holes are transferred by
direct tunneling (DT) from the accumulated p-Si sub-
strate towards the Ge NC’s. Vprog is limited to low fields
(Eox< 7MV/cm) to avoid Fowler-Nordheim (FN) injec-
tion of electrons or holes. Thus, the total current density
simplifies to DT of holes JDT
15,16
JDT =
q3(msi,h/mox,h)
8pihφb,h
E2toxΘtox (1)
whereas the transmission probability Θtox for holes
through the tunneling oxide for a parabolic dispersion re-
lation in the Wentzel-Kramers-Brillouin (WKB) approx-
imation is given by15,17
Θtox = exp
−8pi√2mox,h
[
φ
3/2
b,h − (φb,h − |qVtox|)3/2
]
3hq|Etox|
 .
(2)
Here, h denotes Planck’s constant, q the elemen-
tary charge, m 0 the free electron mass, Vtox and
Etox = Vtox/dtox are the voltage drop and the electric
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FIG. 6: Calculated DT hole currents according to Eqs. (1)
and (2) for three different oxide thicknesses in comparison to
experimental data from Refs. 19–21.
field across the tunneling oxide, respectively. A schematic
band diagram is shown in Fig. 5. In Eq. (1) the hole effec-
tive mass in the Si substrate msi,h is set to ∼m 0 taking
into account heavy holes (m hh= 0.49m 0) as well as light
holes (m lh= 0.16m 0) and split-off holes
19 (m sh≈m lh).
This is equivalent to a free Fermi gas of holes in the
emitting electrode which is a reasonable approximation
for accumulation conditions. Suitable values for the tun-
neling barrier of holes φb,h and the effective mass of holes
in the oxide mox,h in Eqs. (1) and (2) were extracted from
current-voltage characteristics given in Refs. 19–21 (see
Fig. 6). Relevant data for valence band hole tunneling
can only be achieved from inverted p-MOS devices at
gate voltage magnitudes less than 2V.17,22,23 The best fit
for the low bias range is achieved for φb,h = 4.5 eV and
for mox,h = 0.32m 0 in agreement with a semi-empirical
approach by Lee and Hu17 for hole valence band tun-
neling. The small mismatch in Fig. 6 is attributed to a
slightly differing Vgate-Vox relation due to the depletion
effect in the p+-poly gate in p-MOS devices (we use an
Al gate) and/or to the different hole emission from an
inverted n-type substrate instead from a p-Si substrate
in accumulation.17 The lower barrier height in compar-
ison to the widely used value of 4.8 eV (e.g. Ref. 24)
is attributed to confined energy levels of holes at the
Si/SiO2 interface due to a narrow potential well (car-
rier confinement) for charge carrier accumulation within
the Si substrate.16,25–27
As the effective NC charge density Qnc according to
the whole capacitor surface is implicitly given by the in-
tegral over JDT
14 (which is itself a function of Qnc), the
time-dependent (transient) charging process of the NC’s
is calculated iteratively as
Qnc(ti+1) = Qnc(ti) +RncJDT (Vtox, Qnc(ti))∆t . (3)
Rnc=(pi/4) d
2
ncNnc represents the relative part of the ca-
pacitor area covered by Ge NC’s. Equation (3) holds for
small time increments ∆t if the potentials within the gate
oxide do not change significantly between the time steps
4ti and ti+1. The voltage drop across the tunneling oxide
Vtox depends on the coupling factor k, the NC charge Qnc
and the reduced applied gate voltage V’gate (neglecting
the Si surface potential and the work function difference
between Al-gate and p-Si substrate as constant factors in
the simulation) according to13,14
Vtox(ti) = k
(
V ′gate(ti) +
Qnc(ti)
εox/dcox
)
(4)
with k =
dtox
dtox + (εox/εnc) dnc + dcox
. (5)
To the benefit of simplified equations the charge is cen-
tered at the interface between the NC’s and the control-
oxide. Correspondingly ∆VFB(t) can be calculated with
Qnc(t) from Eq. (3) by
∆VFB(ti) = −Qnc(ti) dcox/εox . (6)
From the physical point of view, the NC’s are character-
ized by their size dnc, their dielectric constant εnc' εGe,
their density Nnc and their position with respect to
the Si/SiO2 interface, i.e. dtox. The latter one has
the strongest influence on the charging behavior. Ion
beam mixing at the Si/SiO2 interface during implanta-
tion, phase separation, and Ge redistribution are statis-
tical processes leading to a spatial distribution of NC’s
characterized by a variable distance of the NC’s to the
Si substrate, i.e. each dtox corresponds to a number of
NC’s with different values of Qnc(t) and JDT . In the cal-
culations this spatial variation has been considered by a
normalized Gaussian distribution of dtox with a standard
deviation of σ.
In the preceding considerations quantum confinement
and Coulomb blockade effects of the small Ge NC’s are
hitherto disregarded which requires a more detailed com-
ment. It is well known that quantum confinement leads
to quantization of the energy levels and to an increase
of the bandgap with decreasing NC size,28 e.g. 3.5 eV
exciton energy for Ge NC’s of 2 nm size assuming a sim-
ple infinite potential well.29 However, is has been shown
that the effective bandgap strongly depends on the kind
of surface passivation,30–32 especially for very small NC’s.
This is not surprising as a NC of 2 nm size contains only
185 atoms and about 60% of them are surface atoms with
at least one bond towards oxide matrix atoms. In gen-
eral, surface passivation with hydrogen or oxygen lowers
considerably the bandgap value. From theoretical consid-
erations using the tight-binding approximation, Ge NC’s
of 2 nm size with H-terminated surface atoms exhibit a
bandgap of 2.35 eV.30 The ground state levels of valence
and conduction band side shift almost symmetrically by
∼ 0.85 eV with respect to the bulk levels. A recent study
shows that the bandgap of 2 nm NC’s embedded in SiO2
quenches to just about 1.1 eV.33 In the present device
the bandgaps of bulk Si and Ge NC’s are aligned to each
other according to their electron affinity, which differs
for bulk values just slightly (4.05 eV and 4.0 eV related
to the vacuum level, respectively). In this case the va-
lence band edges of the Si and the Ge NC side differ by
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FIG. 7: Potential distribution for a positively charged (one
hole) NC embedded in SiO2 in a distance between NC center
and conducting plane of z0 with εncÀ εox (dnc=2nm and
dtox=1.6 nm). The respective electrical fields are indicated
by arrows.
0.5 eV without a barrier for hole tunneling towards the
NC’s (cf. Fig. 5). Taking quantum confinement of small
oxygen passivated Ge NC’s into account, the difference
on the valence band side lowers to about 0.25 eV, but is
still existing. Thus, for hole charging enough chargeable
states in the NC’s valence band are available despite the
increase of the Ge NC’s bandgap due to quantum con-
finement.
With respect to the Coulomb blockade effect the elec-
trostatic charging energy of a single NC is given by
E = q2/ 2CΣ. A threshold voltage of ∆V = q/CΣ is
needed to populate the island stepwise by one additional
charge. CΣ includes the parasitic capacitances to the
Si substrate, to adjacent NC’s in plane and to the gate.
With respect to a single spherical charged NC above a
conducting plane one gets
CΣ ≈ 4piεoxr0 (2z0 − r0)
2(z0 − r0) = 4piεoxr0
(
1 +
r0
2dtox
)
(7)
with z 0= dtox+r 0 and the radius r 0 of the NC (see
Fig. 7). The total capacitance of two conductive spheres
of equal size can be obtained by the image charge method
with one grounded sphere and one taking a point charge
q [see Fig. 8(a)].34 After full charge compensation the
total charge qΣ on the NC of interest is
qΣ = q
[
1 +
r20
(a2 − r20)
+
r40
a2(a2 − 2r20)− r20(a2 − r20)
+ ...
]
≈ q
∞∑
n=0
(r0
a
)2n
= q
[
1 +
r20
(a2 − r20)
]
for a2À r20
possessing the potential of ϕ0= q/(4piεoxr0) with
CΣ=qΣ/ϕ0. The approximation a
2À r20 locates the im-
age charges at the NC’s center neglecting small higher
order terms.
The ensemble of two spheres can be expanded to a line
and later on to an array of spheres as shown in Tab. I.
The charge q in the central sphere has to be mirrored at
5r0
a
q
E
q r0
a
(a) (b)
FIG. 8: (a) Two NC’s symbolized by conducting spheres in
distance a, whereas one posses the charge q and the other is
grounded. (b) Array of NC’s with their image charges in plan
view.
TABLE I: Total capacitance CΣ in aF of the charged sphere
of interest (•) for an ensemble of spheres with r0=1nm and
a =5nm (Nnc=4×1012 cm−2) comparing the exact calcula-
tion with approximations.
ensemble ◦ ◦ ◦ ◦
of • • ◦ ◦ • ◦ ◦ ◦ • ◦ ◦ ◦ • ◦ ◦ • ◦
spheres ◦ ◦ ◦ ◦
exact 0.434 0.453 0.470 0.473 0.494 0.500
a2Àr20 0.434 0.452 0.468 0.471 0.491 0.498
Eq. (8) - - - - - 0.506
each island, but image charges there have also to be com-
pensated with respect to the others to keep zero potential
surface there introducing again image charges etc. The
transition from a string of three spheres to five shows a
negligible capacitance contribution of more distant ones.
This leads to a nearest neighbor approximation with an
array of NC’s as shown in Fig. 8(b). For the same reason
this ensemble can be reduced to a cross-like arrangement
of five spheres. Thus, the total capacitance related to the
central one for the full array results in
qΣ ≈ q
[
1 +
4 r20
(a2 − r20)
]
= CΣ ϕ0 . (8)
But these charges have also to be mirrored at the con-
ducting plane in parallel to the array of spheres. Equa-
tion (7) was deduced just for a single sphere possessing
one charge. The sphere of interest within the NC array
is now enriched with image charges by a factor of qΣ/q.
This yields
CΣ ≈ 4piεoxr0
(
1 +
r0
2dtox
)[
1 +
4 r20
(a2 − r20)
]
(9)
neglecting the far distant gate electrode (dcoxÀ dtox).
These simple equations are no more valid for much
larger, closely packed NC’s (dnc> 10 nm).
35 In the float-
ing gate approach one charge per cm2 shifts the po-
tential of the NC layer like a Coulomb blockade of
Vfg ≈Qnc/(εox/dtox) for k ≈ dtox/dcox [cf. Eq. (4)].
TABLE II: Key parameters for the Coulomb blockade effect
of equally sized Ge NC’s (dnc=2nm) embedded in SiO2 with
respect to one. CΣ/Cfg is calculated for Nnc=3×1012 cm−2
after Eq. (10).
dtox [nm] CΣ [aF] E= e
2/2CΣ [eV] CΣ/Cfg
1.0 0.73 0.110 0.64
1.5 0.65 0.124 0.85
2.0 0.61 0.132 1.06
2.5 0.59 0.137 1.27
3.0 0.57 0.141 1.48
3.5 0.56 0.144 1.70
4.0 0.55 0.147 1.91
∞ 0.49 0.164 0.75a
aRelated to the self-capacitance CΣ=4piεoxr 0 (dtox=2nm).
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FIG. 9: CΣ/Cfg ratio as a function of NC size and density
for dtox=2nm after Eq. (10). The floating gate approach
is mainly valid for NC densities and sizes as marked by the
gray area which is also the case for the present structure
[dnc=2nm and Nnc=3×1012 cm−2(¥)]. Assumedly above
Nnc=1/(3 nm+ dnc), i.e. for an inter-NC distance smaller
than 3 nm, charge dispersion between the NC’s has to be taken
into account (×). The consideration of overlapping NC’s is
not appropriate (black area).
Thus, the relative capacitance per NC as shown in
Fig. 4(a) is Cfg ≈ (εox/dtox) (1/Nnc). The floating gate
approach can be used to describe the charging processes
in NC based memory devices if CΣ is close to Cfg which
is valid for the present structure (cf. Fig. 9 and Tab. II).
CΣ
Cfg
= 2pi r0 (2dtox + r0)Nnc
[
1 +
4 r20
(1/Nnc)− r20
]
(10)
As a conclusion, quantum confinement and Coulomb
blockade related effects are of minor influence for the
writing characteristics of the system considered here and
have not been included in the model as also argued by
de Salvo et al.13
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FIG. 10: C-V characteristics of the MOS structure with Ge
NC’s for different sweep rates dV/dt in comparison to the
unimplanted reference (sweep direction: 0.5V→ -4.0V).
C. Simulation Results versus Experimental Data
The measured C-V characteristics of the MOS capaci-
tor containing Ge NC’s strongly depends on the sweep
rate which is not obtained for the unimplanted MOS
reference (see Fig. 10). The capacitance increases just
slowly for a conventional sweep rate of 0.1V/s and does
not achieve the maximum value Cox∼ 1/ dox even at
Vgate=-4V. With increasing sweep rate the measured
characteristic approaches the one of the unimplanted ref-
erence. This behavior becomes plausible, if one assumes a
simultaneous charging during measurement: During the
sweep the Ge NC’s are successively charged by holes in
accumulation conditions (Vgate. -1V) leading to a shift
of the real C-V characteristic which follows the applied
gate voltage during measurement. With increasing sweep
rate the amount of charge decreases resulting in a more
referential shape of the C-V curve. The significant charg-
ing even at very low voltages indicates a direct hole tun-
neling mechanism with likely short programming times
(tprog <ms) for higher write voltage amplitudes. A re-
maining difference to the unimplanted reference is mainly
caused by a slight oxide swelling due to Ge insertion in
SiO2 leading to a lower Cox. Such a sweep rate depen-
dence of the C-V curves clearly indicates a fast charging
behavior and should be characteristic for memories with
a high density of near-interface storage nodes (NC’s or
traps) within the gate oxide.
Based on structural parameters and the described
theoretical model the programming characteristics
∆VFB = f(V’gate,σ, t) have been calculated and com-
pared with experimental data ∆VFB = f(Vprog,tprog)
in Fig. 11. For the simulations dnc=2nm and
Nnc=3×1012 cm−2 have been used which corresponds to
Rnc≈ 10%. Thus, e.g. 2.5 holes per NC at an average
cause a VFB-shift of about -7V [cf. Eq. (6)]. Assum-
ing a fixed dtox without any deviation (i.e. σ=0) the
simulations result in programming characteristics with a
significant stronger slope (dotted lines) compared to the
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FIG. 11: (a) Comparison of the measured flatband volt-
age shift ∆VFB (Vprog=-8V) with the simulated program-
ming characteristics for different spatial distributions of the
Ge NC’s: (i) 1.0 nm≤ dtox≤ 2.5 nm const., i.e. σ=0 (dot-
ted lines), and (ii) dtox=2.5 nm with 0.2 nm ≤ σ ≤ 0.6 nm
(straight lines). The dashed line indicates the best fit of the
experimental result with dtox=(1.6± 0.5) nm and V’gate=-
7.2V. (b) The calculated distribution of dtox holds for a se-
ries of transient programming characteristics with different
programming voltages Vprog (V’gate/Vprog is -7.2V / -8V, -
4.2V / -5V, and -2.2V/-3V).
measured data points in a semi-log plot [see Fig. 11(a)].
With increasing σ as presented in Fig. 11(a) (straight
lines) the slope gets weaker. The fit of the experimen-
tal data for dtox=1.6 nm with σ=0.5 nm holds for all
programming voltages [Fig. 11(b)]. The charging sat-
urates for tprog > 10 s at ∆VFB,max=V’gate. As in the
calculation both VFB,0 and the substrate surface poten-
tial ψS are neglected as constant terms, the difference
Vprog-∆VFB,max' - 0.8V≈VFB,0 corresponds mainly to
the work function difference φMS between the Al-gate
and the p-Si substrate. The validity of the shape of the
calculated ∆VFB(Vprog,tprog) characteristic in Fig. 11
is confirmed for long programming times by our exper-
imental data and for short write pulses by data from
Hanafi et al.7 obtained for Ge NC containing MOSFET
devices. The simulations reveal that for a structure with
near-interface Ge NC’s embedded in thin gate oxides pro-
gramming times of tprog < 1µs for |∆VFB | & 0.5V can be
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FIG. 12: Retention behavior after programming at different
Vprog (tprog =100ms).
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FIG. 13: Schematics of the charging and discharging process
for the (a) uncharged, (b) highly charged NC and (c) stably
charged state.
achieved with low programming voltages.
The results of the simulation are in remarkable agree-
ment with the TEM results. The high sensitivity of the
VFB-shift to dtox [cf. Fig. 11(a)] allows an extraction
of structural parameters of the NC layer in the oxide by
fitting the experimentally obtained charging characteris-
tics. This offers a way to determine precisely the distrib-
ution of embedded NC’s with respect to their distance to
the Si/SiO2 interface which has been shown in a separate
paper.36
Due to the small distance to the Si substrate the charge
in the Ge NC’s holds just for seconds as shown in Fig. 12.
Typically, the flatband voltage shift shrinks to about 20%
of its initial value within 30 s after programming. But
independent on the initial programming pulse height a
small ∆VFB of ∼ 0.2V permanently remains. This shift
corresponds to the valence band level difference between
Ge NC’s of 2 nm size (Eg =1.1 eV) and the Si substrate
as described before (∼ 0.25 eV). The remaining charge
(≈ 2.3×1011 cm−2) leads to an alignment of the valence
band with a slight barrier for discharging (cf. Fig. 13).
The short-time charge retention and the small remaining
∆VFB reveal that the holes are captured within the va-
lence band of the Ge NC’s and not at traps at the NC’s
surface. In a recent paper, electron charging and trap-
ping were attributed to a self-interstitial defect in the Ge
NC but so far no similar defect level for hole trapping
has been described.37
IV. CONCLUSION
A transient model of hole charging for gate oxides con-
taining a NC layer close to the Si/SiO2 interface has been
developed. The close agreement between the calculated
write characteristics and the experimental data clearly
confirms the validity of the floating-gate-like approach
with direct tunneling as the dominant charge transfer
process. The investigations show that due to IBS the Ge
NC’s are distributed within the gate oxide with individ-
ual distance to the Si substrate. The examined struc-
tures enable short programming times and low voltages
but only short data retention in the range of some sec-
onds. Hence this memory structure shows more DRAM-
like than non-volatile behavior. The applicability of the
floating gate approach is restricted to a series of NC den-
sities and sizes.
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Determination and evolution of tunneling distances in Ge nanocrystal based memories
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A Ge nanocrystal layer embedded in a thin gate oxide was prepared by ion beam synthesis in
direct-tunneling distance to the Si substrate. The write performance was investigated in metal-oxide-
semiconductor capacitors by means of capacitance measurements. With the experimental data and
calculations using a floating-gate-like approach the distribution of the tunneling oxide thickness dtox
can be determined in high precision confirmed by high-angle annular dark-field scanning transmission
electron microscopy imaging. The evolution of dtox during heat treatment is discussed in terms of
Ostwald ripening, i.e. dtox increases with annealing time.
Multidot memories are expected to replace classical
floating-gate-based Flash devices in future.1 The ap-
proach includes the nanocrystal memory2 where prefer-
ably Si or Ge nanocrystals (NC’s) embedded in thin gate
oxides are used as storage nodes.2,3 Short write/erase
cycles with ultra-low power consumption and high en-
durance have been achieved using a direct-tunneling
distance (< 3.0 nm) between the NC’s and the Si sub-
strate/device channel, but this is connected to a trade-
off of a short data retention (minutes or seconds).4,5
As a consequence, the performance of such a memory
is more ”quasi-non-volatile” or ”long refresh dynamic”
than really non-volatile strongly depending on the tun-
neling distance. In this paper, we consider a ion-beam
synthesized layer of Ge NC’s in a thin SiO2 film which
is located very close (. 2 nm) to the Si/SiO2 interface.
By means of capacitance-voltage (C-V) measurements at
MOS (metal-oxide-semiconductor) capacitors the write
performance for charging of the NC’s with holes is stud-
ied. The experimental data are compared with the write
characteristics calculated in a floating-gate-like approach,
which enables a prediction of the flatband voltage shift
for write times of µs or even below. It is shown that
the measured write characteristics allow one to evaluate
very precisely the distribution of the NC’s distance to
the Si/SiO2 interface. The evolution of the mean dis-
tance during annealing is discussed in terms of Ostwald
ripening.
A 20 nm thick gate oxide was thermally grown on
<100> p-type Si (10Ω cm). Ion implantation of 12 keV
74Ge+-ions was performed at a dose of 5×1015 cm−2 at
room temperature. After standard cleaning in H2O2/
H2SO4 rapid thermal annealing (RTA) was carried out
at 950◦C or 1050◦C for 30 s in Ar. MOS capacitors
(A=0.1mm2) were prepared by Al sputtering, pho-
tolithographic patterning and a 400◦C furnace anneal in
N2 for 15min. The Ge NC distribution in the gate ox-
ide was characterized by scanning transmission electron
microscopy (STEM) using a high-angle annular dark-
field (HAADF) detector (acceptance angle about 2.8◦)
in a FEI Tecnai 20 FEG microscope operating at 200 kV.
The write characteristic is obtained by two sequenced
negative gate voltage pulses applied to the MOS capac-
itors, a programming (-3V≥V prog ≥ -8V with dura-
tion of 3ms ≤ tprog ≤ 30 s) and a smaller read pulse
(|V read|<|V prog| with tread = tprog) while the C-V data
C (V read) were recorded to obtain the flatband voltage
shift ∆V FB .
Annealing during IBS of Ge NC’s in thin SiO2 films
leads to a significant redistribution of the as-implanted
Ge profile towards the Si/SiO2 interface.
6–8 As confirmed
by STEM in Fig. 1 a layer of Ge NC’s forms in the oxide
close to the interface. The distance between the NC’s
and the Si substrate, i.e. the tunneling distance dtox,
varies between about 0.6 and 2.5 nm.
The transient charging dQnc/dt of the Ge NC’s (Qnc is
the effective charge density of the NC layer) is calculated
in a floating-gate-like approach4,9 according to
dQnc
dt
=
(pi
4
d 2ncNnc
)
JDT − JFN . (1)
For negative gate voltages and low applied oxide fields
(Eox< 7MV/cm) the Fowler-Nordheim tunneling cur-
rent (JFN ) of electrons from the gate can be neglected.
The NC’s close to the Si substrate with size dnc and den-
sity Nnc are charged by the respective direct-tunneling
hole current density JDT
JDT = A
E2tox
φb
exp
−B
[
φ
3/2
b − (φb − |qVtox|)3/2
]
|Etox|

(2)
with A= q3m0/(8pihmox) and B =8pi
√
2mox/(3hq). The
tunneling barrier for holes from the emitting Si valence
band is φb=4.5 eV with an effective hole mass in the ox-
ide m ox=0.32m 0, h is Planck’s constant, q the elemen-
tary charge, and m 0 the free electron mass. Quantum
confinement of the NC’s is negligible as enough empty
energy states are available for hole charging due to the
relative bandgap position of Ge to Si and a quenched
bandgap of the Ge NC’s caused by oxygen passivation.10
The electrical field across the tunneling oxide is given
25nm
2 nm
Si
2SiO Ge-NC layer
23 nm
FIG. 1: HAADF STEM image of the NC’s containing oxide
(950◦C annealing). The Ge NC’s are visible by bright spots.
by Etox=Vtox/dtox whereas the voltage drop across the
tunneling oxide Vtox can be easily calculated as usual for
classical floating gate memories.4,9
The self-organized formation of a Ge NC layer close
to the Si/SiO2 interface by IBS is a statistical process
of interface-mixing, phase separation and Ge redistribu-
tion, leading to a variable distance of the NC’s to the Si
substrate. Thus, a normalized Gaussian distribution of
dtox with a standard deviation of σ is introduced. NC’s
far in the oxide bulk are not considered due to their long
distance to the Si substrate. The calculated program-
ming characteristics for ∆VFB(t, dtox, σ)∼Qnc(t)4,9 are
shown in Fig. 2 in comparison to experimental data, i.e.
∆VFB = f(Vprog, tprog). The structural NC parameters
are derived from the TEM image in Fig. 1 (dnc=2nm
and Nnc=3×1012 cm−2 for the NC’s vicinal to the Si
substrate). Thus, a ∆VFB of -7V corresponds to 2-3
holes per NC. For a constant dtox (σ=0) the simulations
[see Fig. 2(a)] result in characteristics with a stronger
slope (dotted lines) compared to the measured data in a
semi-log plot. With increasing σ the slope gets weaker.
A fit of the measured data leads to values of dtox=1.6 nm
and σ=0.5 nm, which holds for all programming voltages
[Fig. 2(b)]. The charging saturates for tprog > 10 s for all
characteristics at ∆VFB,max=V’gate (V’gate is the gate
voltage in the simulation). The constant difference to
the experimental Vprog of ' - 0.8V corresponds mainly
to the work function difference φMS between the Al-gate
and the p-Si substrate. The assumed Gaussian distri-
bution of dtox in the fitting procedure is a reasonable
approximation as confirmed by Fig. 3.
For a higher thermal budget, i.e. during annealing at
an enhanced temperature (1050◦C) or for a much longer
annealing time at 950◦C, dtox grows and its distribution
narrows to dtox=1.75 nm with σ=0.40 nm considering
dnc and Nnc to be constant [see Fig. 2(b)]. In case that
dtox grows to the debit of the NC size with stable Nnc, one
gets dtox=1.72 nm for dnc=1.8 nm (σ=0.40 nm is unaf-
fected). Such minor changes of dtox during annealing can
hardly be recognized by STEM imaging which underlines
the high sensitivity of the electrical characteristics. This
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FIG. 2: (a) Comparison of the measured flatband voltage shift
∆VFB (Vprog=-8V) obtained for 950
◦C annealing (¥) with
the simulated programming characteristics for different spa-
tial distributions of the Ge NC’s: (i) 1.0 nm ≤ dtox ≤ 2.5 nm
const., i.e. σ = 0 (dotted lines), and (ii) dtox = 2.5 nm
with 0.2 nm ≤ σ ≤ 0.6 nm (straight lines). The dashed
line indicates the best fit of the experimental result with
dtox=(1.6± 0.5) nm and V’gate=-7.2V. (b) The calculated
distribution of dtox holds for a series of transient programming
characteristics with different programming voltages Vprog.
The experimental data for the sample annealed at 1050◦C are
shown (¤) together with a best fit for dtox=(1.75± 0.4) nm
(Vprog=-8V).
is due to the fact that ∆VFB(t) is much more affected by
the exponential dependence in JDT (1/Etox∼ dtox) than
by a change of dnc.
The evolution of dtox is connected to the evolution of
the NC size which follows a diffusion controlled ripen-
ing process (Ostwald ripening for t→∞) considering the
substrate as a crystal with infinite radius (NC size dis-
tribution has log-normal shape in the early stage of NC
evolution [cf. Fig. 3]). Solving Poisson’s equation for
stationary diffusion fields, the solute concentration c(~r)
leads, in an approximation for medium consisting of N
sources (monopoles) with strengths Ωi (emitted atoms
from the NC surface area per second) and known loca-
tion ~ri, to
11,12
c(~r) ' cu + 1
4piD
N∑
i=1
Ωi
|~r − ~ri| . (3)
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FIG. 3: Stack-histogram of dtox from the NC’s distribution
in Fig. 1 with dtox=1.67 nm at an average (error ± 0.13 nm)
obtained from 26 Ge NC’s over 120 nm image size. The calcu-
lated Gaussian-like best-fit distribution of dtox (1.6± 0.5 nm)
corresponding to Fig. 2 (950◦C) and additionally for com-
parison a mirrored log-normal distribution (dashed line) are
shown.
The mobility of an emitted monomer in the medium de-
pends on the diffusion coefficient D. Like in electrostatics
the diffusion field caused by a single NC with radius R
and source strength Ω1 embedded in SiO2 close to the
Si/SiO2 interface (z is the distance of the NC center to
the Si substrate) can be calculated by an image source
Ω2 at distance -z within the substrate (Ω2=-Ω1). At the
NC surface the monomer concentration is c(~r1)= cR. A
mean monomer concentration in the matrix is close to the
equilibrium solubility at the substrate surface (cu=c∞).
These approximations together with the continuity equa-
tion (Va is the atomic volume of the monomer)
12,13 ex-
pressed by
Ω1 = 4piD
(
cR − c∞
1
R − 12z
)
and
4pi
Va
R2
dR
dt
= −Ω1 (4)
lead to the nonlinear differential equation
dR
dt
= −DVaRc c∞ 1
R2(1−R/2z) ≈ −
d dtox
dt
(5)
with respect to the linearized Gibbs-Thomson relation
cR= c∞(1+Rc/R) (Rc is the capillary length).6 The evo-
lution of the NC size by attachment or detachment of
monomers is expressed by dR/dt, which is also propor-
tional to the evolution of the tunneling oxide thickness
(dtox= z−R). Typically for Ostwald ripening, this leads
to a decrease of the NC radius as
R(t) =
(
R30 − 3ξDVaRcc∞ t
)1/3 ≈ z0 − dtox(t) , (6)
whereas the NC volume (R(t)3)) dissolves in the late
stage of ripening proportional to time. R0 is the initial
NC radius at an early stage (t =0) after the NC’s have
formed. With invariant NC center position z 0 the NC’s
dissolve with time in the same way as the tunneling dis-
tance dtox increases. The variable ξ is between 1<ξ < 2
within the limits of z≈ dtoxÀR and z→R (dtox→0), re-
spectively, i.e. the closer the NC’s are located to the
Si/SiO2 interface, the faster they dissolve. In addition
to the interaction with the substrate the NC’s are com-
peting with each other in-plane and above (cf. Fig. 1).
This enhances the dissolution of small close NC’s and
stabilizes bigger more distant ones (both relative to the
Si substrate). As a consequence dtox grows and its dis-
tribution narrows with time which clearly confirms the
experimental data and the respective model calculations.
The position of the storage nodes (here the Ge NC’s)
with respect to the Si substrate, i.e. the tunneling dis-
tance dtox, was derived from write characteristics with
high precision exceeding TEM imaging capability. A
close agreement between experimental data and calcula-
tions based on a modified floating gate approach confirms
direct-tunneling as the dominant charge transfer process.
Possibly occurring trap-assisted tunneling would be in-
terpreted as a shortened dtox. The general applicability
of the model depends on the relevance of e.g. quantum
confinement effects which is connected to NC material,
density and size. A higher thermal budget during IBS
leads to an increase of dtox which is explained, in agree-
ment with the theory of Ostwald ripening, due to a dis-
solution of small NC’s close to the Si substrate. This
confirms the validity of the model calculations according
to experimental data with respect to multidot memory
device performance adjustment.
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Chapter 7: Determination of the tunneling oxide thicknesses in nanocrystal
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Current-voltage characteristics were measured, electrically modeled, and calculated for gate oxides
which contain nanocrystals (NC’s) in different distributions, sizes and densities. Ge and Si NC’s
were synthesized embedded in separate thin SiO2 layers by ion implantation at different fluences
and subsequent annealing. It was found that the currents through the NC containing thin gate
oxides are strongly related to the NC’s location and are not driven by ion implantation induced
oxide defects. Charging of the NC’s determines the internal electrical fields which is confirmed by
simultaneous current and capacitance measurements. Depending on the implanted fluence the Ge
NC’s were mainly detected in the oxide center or close to the Si/SiO2 interface. The Si NC’s were
fabricated in the oxide center sandwiched between two oxide regions denuded of NC’s. The processes
of Si NC formation, growth and dissolution are discussed by means of kinetic lattice Monte Carlo
simulations.
I. INTRODUCTION
Due to a potential application for memory devices,1
(mainly Si or Ge) nanocrystals (NC’s) embedded typi-
cally in ≤ 30 nm thin oxide layers are intensively stud-
ied in the past decade,2–5 especially for the case of a
short (< 5 nm) tunneling distance between the NC’s and
the Si substrate. Such devices still suffer mainly from a
weak data retention (less than hours) since for real non-
volatility more than 10 years are required. Tunneling
barrier and work function engineering are under discus-
sion to improve the charge storage performance using lay-
ered barriers6 with alternative oxide materials like HfO2
or Al2O3 and/or metal (e.g. Au, Pt, W) NC’s,
7 respec-
tively, and also double stacked storage nodes.8 Although
attention is focused on the programming and storage be-
havior, current-voltage (I-V ) characteristics are of great
interest with respect to the oxide stability and the role
of leakage currents during write and erase operations.
Such characteristics involve all charging and de-charging
mechanisms like the injection of holes and electrons from
the Si substrate or gate electrode as well as their in-
and ejection to/from the tiny semiconductor NC’s. Dif-
ferent charge transfer mechanisms were discussed con-
sidering charging (or non-charging) currents in memory
structures containing a floating gate,9 a Si3N4 trapping
layer10 or Si NC’s11 embedded in the gate oxide. For Si
implanted oxides charge trapping is supposed to be dom-
inant12 neglecting the final spatial distribution of charge
a)Electronic address: v.beyer@fzd.de
conducting sites like the formation of NC’s. More re-
liable, a transient electrical model was developed to de-
scribe programming characteristics of Ge NC’s embedded
in thin gate oxides.13 Enabled by this model it was pos-
sible to determine individual tunneling distances (tun-
neling oxide thickness) between the Si substrate and the
NC’s from electrical capacitance-voltage (C-V ) measure-
ments.14 Here, this transient model13 is extended to eval-
uate the I-V characteristics for 20 nm thin gate oxides
with embedded Ge or Si NC’s prepared by ion beam syn-
thesis (IBS).2,15–18 Despite a similar initial profile of Ge
and Si impurities in SiO2 after the ion implantation, the
final distributions of the NC’s are quite different. Since
after Ge+ implantation a narrow layer of Ge NC’s was
obtained in vicinity to the Si/SiO2 interface during an-
nealing (a favored configuration for nanocrystal memory
devices),19 a broad layer of Si NC’s formed in the oxide
center sandwiched between two oxide layers in case of Si
implantation. The determination and localization of the
embedded NC’s is one of the particular challenges to give
a reliable electrical model to explain the charge transfer
characteristics of such oxides. These structural data were
derived from transmission electron micrographs and dis-
cussed by means of kinetic lattice Monte Carlo simula-
tions in order to understand the role of a close Si sub-
strate for the Si NC formation.20,21 Respective I-V char-
acteristics were calculated based on a detailed electrical
model with significant agreements to measurements ob-
tained on metal-oxide-semiconductor (MOS) capacitors
with Si and Ge NC’s embedded in the gate oxides.
2TABLE I: Low (LD) and high fluence (HD) ion implantation
and annealing parameters.
ion energy LD HD annealing
[keV] [ cm−2] [ cm−2]
74Ge+ 12 5×1015 1.5×1016 950◦C/1050◦C, 30 s
28Si+ 6 7×1015 2.0×1016 1050◦C, 30 s/ 120 s
II. EXPERIMENTAL DETAILS
74Ge+ or 28Si+ ions were implanted with different en-
ergies and fluences (summarized in Tab. I) into 20 nm
thick gate oxides which were thermally grown on <100>
p-Si substrates with a resistivity of 10Ω cm. After stan-
dard cleaning in H2O2/H2SO4 rapid thermal annealing
(RTA) was carried out between 950 and 1050◦C for 30
or 120 s in Ar atmosphere. MOS capacitors were pre-
pared in 3×10−4 cm2 (Ge) and 1×10−3 cm2 (Si) size by
Al sputtering, photolithographic patterning and furnace
annealing at 400◦C for 15min in N2. The NC’s distribu-
tion in the gate oxide is characterized by bright and high
angle annular dark field (HAADF) high-resolution (HR-)
transmission electron microscopy (TEM) using a Philips
CM300 microscope operating at 300 kV. Energy-filtered
(EF-)TEM investigations were performed to detect tiny
Si NCs using a Gatan image filter in a 200 keV FEI Tec-
nai 20 FEG microscope with a 5 eV window and 18 eV
onset at a collection angle of 15mrad. The Ge, Si and O
profiles were characterized by Rutherford backscattering
spectrometry (RBS) using 1.7 MeV He+ ions; the inci-
dent angle was set to 70◦ to improve the depth resolu-
tion (scattering angle is 170◦). The current-voltage (I-V )
characteristic of the MOS capacitors were obtained by a
Keithley 237 voltage source. A Keithley 590 capacitance-
voltage (C-V ) analyzer working at 100 kHz and a Keith-
ley 617 electrometer were combined (using a Keithley
590-1 coupling box) to provide simultaneous capacitance
and current acquisition during a stepwise voltage sweep
(see Fig. 1).
data
readout
dt
C(t)& I(t)
dV data recordinggate
FIG. 1: Sequence of the simultaneous capacitance and current
measurements during a stepwise gate voltage sweep performed
with dVgate=-0.5V. During a time period dt =7 s at con-
stant gate voltage, capacitance and current data are recorded
in intervals of 300ms followed by a data readout from the
measurement instruments.
d top
p - Si substrate
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, Nnc1
FIG. 2: (Color online) Schematic of a NC containing gate
oxide with two embedded NC layers of different NC size and
density. The flux of electrons and holes is indicated by colored
arrows (red and blue, respectively) depending on the Vgate
polarity.
III. MODELING OF I-V CHARACTERISTICS
FOR GATE OXIDES WITH EMBEDDED NC’S
A MOS structure is electrically modeled for both gate
voltage polarities as shown in Fig. 2 with two parallel NC
layers embedded in a gate oxide with NC densities Nnc1,2
and same NC sizes dnc1,2 within each layer. The NC lay-
ers are separated to the Si substrate and to each other
by the tunneling oxides dtox1 and dtox2, respectively, and
to the gate electrode by the top-oxide dtop. Tunneling
of electrons or holes from Si electrodes through oxides
of different size can generally be described by the equa-
tions22–24
JDT−FN,c =
q3(msi,c/mox,c)
8pihφb,c
E2toxΘox,c with (1)
Θox,c = exp
−8pi√2mox,c
[
φ
3/2
b,c − [Γ 3/2 ×H(Γ)]
]
3hq|Etox|
 ,
Γ = (φb,c − |qVtox|) and c = e|h
whereas the Heaviside function H(x) enables a continu-
ous transition between direct (DT) [H(x)= 1 for Γ> 0,
i.e. JDT−FN = JDT ] and Fowler-Nordheim (FN) tunnel-
ing [H(x)= 0 for Γ≤ 0, i.e. JDT−FN = JFN ]. Θox is the
transmission probability for charge carriers through the
respective oxide according to a parabolic dispersion rela-
tion with respect to Wentzel-Kramers-Brillouin (WKB)
approximation.10,22,24,25 h is Planck’s constant, q the
magnitude of electron charge, and m 0 the free electron
mass. Depending on the gate voltage polarity, holes
(Vgate< 0V) or electrons (Vgate> 0V) are injected from
the accumulated or inverted p-Si substrate toward the
NC’s. Vtox1,2 and Etox1,2=Vtox1,2/ dtox1,2 are the volt-
age drop and the electric field across the tunneling ox-
ides, respectively; the same holds for the top-oxide volt-
age drop Vtop with Etop=Vtop/ dtop. Values for the tun-
3TABLE II: Summarized parameter for the tunneling barriers
φb and the effective hole and electron masses for direct (DT)
and Fowler-Nordheim (FN) tunneling.
emitting tunneling effective
electrode barrier masses
FN Si (inv.) φb,e=2.9 eV
22 mox,e=0.5m0
22
msi,e≈m024
Al φb,e=3.2 eV
26 mox,e=0.5m0
22
mal,e=m0
22
DT Si (acc.) φb,h=4.5 eV
13,25 mox,h=0.32m0
13,25
msi,h≈m013
Si (inv.) φb,e=2.9 eV mox,e=0.42m0
a
msi,e≈m024
DT Ge NC φb= f(dnc)
b mge,h=0.324m0
26
mge,e=1.64m0
26
asee Fig. 3
bsee Tab. IV
neling barrier height φb and the effective hole or electron
masses in the Si substrate m si and in the oxide m ox are
summarized in Tab. II (h or e indicates holes or elec-
trons, respectively). m si has to be replaced by m al or
m ge if the charges are ejected from the Al-gate electrode
or the Ge NC’s, respectively. For the DT regime φb and
m ox are verified in Fig. 3 by means of recently published
current-voltage data using Eq. (1) with H(x)=1. In or-
der to validate φb and mox for FN tunneling of electrons,
reference data (unimplanted oxides) are fitted in Figs. 9,
10, and 19 (curves C) using Eq. (1) with H(x)=0 and a
gate oxide thickness of dox=20.5 nm (or 20.7 nm, respec-
tively).
The total current density Jtot has three different com-
ponents describing the charging/discharging of the gate
oxide from the electrodes. The first layer of NC’s is
charged from the substrate side by JDT1= f(Vtox1, dtox1)
[see Eq.(1) in the DT regime]. JFN,e describes the charge
exchange with the gate electrode through the top oxide
by a FN mechanism if dtop> 5 nm. Here, the current
through the oxide Jox besides the NC’s is negligible in
most cases.
Jtot = Rnc1 JDT1 + JFN,e + (1−Rnc1)Jox (2)
≈ Rnc1 JDT1 + JFN,e
The relative portion of area covered by NC’s Rnc (surface
coverage ratio), given by the ratio of the square NC sur-
faces Anc to the total capacitor area Atot, is a key factor
of memory programming characteristics and not only the
dot density Nnc.
32
Rnc = Anc/Atot =
pi
4
d 2ncNnc (3)
The charge density on the first NC layer Qnc1 determines
the current density JDT2= qnf T from the first NC layer
to the second.25,33 There, T is the oxide transparency,
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FIG. 3: Calculated DT currents of holes (a) and electrons
(b) according to Eq. (1) with H(x)=1 in comparison to
experimental data with the same oxide thicknesses (hole
current: Refs. 27, 28, and 29; electron current: Refs. 30
and 31). The best fit is achieved for φb,h=4.5 eV with
m ox,h=0.32m 0
25 (a) and φb,e=2.9 eV with m ox,e=0.42m 0
(b) (m si,e=0.916m 0≈ m 0≈m si,h13,24).
f the impact frequency against the barrier, and n is the
density of charge carriers available for tunneling, thus
qn =Qnc1. With εoxε0Etox2=Qnc1 Eq. (1) changes with
H(x)=1 (DT is dominant with dtox2≈ 2 nm) to
JDT2 =
q3(mnc/mox)
8pihφb
Qnc1
εoxε0
|Etox2|Θtox2 (4)
with Θtox2= f(Vtox2, dtox2). In the same way we find for
the current from layer 2 to the gate electrode
JFN,e =
q3(mnc/mox)
8pihφb
Qtop
εoxε0
|Etop|Θtop . (5)
mnc is the effective mass of charge carriers in the NC’s.
The effective mass of holes in Ge NC’s m ge,h is set to
its bulk value as a sum of the effective masses of light
and heavy holes27 mnc,h=m ge,h=m ge,lh+m ge,hh=
(0.044+0.28)m 0=0.324m 0
26; for electrons
mnc,e=m ge,e=1.64m 0.
26
4The current through the gate oxide with embedded
NC’s is calculated as a function of sweep time. Thus,
the actual NC charge areal density Qnc on each layer is
iteratively calculated using
Qnc1,2(ti+1) = Qnc1,2(ti) + dQnc1,2(ti) , (6)
dQnc1(ti) = [Rnc1JDT1(ti)−Rnc2JDT2(ti)]∆t
and dQnc2(ti) = [Rnc1JDT2(ti)− JFN,e]∆t .
The equations hold for small time increments ∆t so that
the potentials within the gate oxide do not change signif-
icantly between the time steps ti and ti+1. For the case
Vgate¿ 0V a radiative (e.g. band to band with light
emission) or non-radiative recombination (e.g. Auger)
of electron hole pairs in the NC’s of layer two (Qnc2) is
assumed. Thus,
Vtox1 =
dtox1
dtot
[
V ′gate +
Qnc1
εox/(dk2 + dtop)
+
Qnc2
εox/dtop
]
,
Vtop =
dtop
dtot
[
V ′gate −
Qnc1
εox/dk1
− Qnc2
εox/(dtot − dtop)
]
, (7)
and Vtox2 =
dtox2
dk2
[
V ′gate −
dk1
dtox1
Vtox1 − Vtop
]
with dtot = dk1 + dk2 + dtop ,
dk1 = dtox1 +
εox
εnc
dnc1 and dk2 = dtox2 +
εox
εnc
dnc2
assuming for simplicity that the charges in the NC’s (elec-
trons or holes) are located at the NC/SiO2 interface to-
wards the gate electrode. As shown by electron density
calculations this is a reasonable approximation for biased
tiny spherical Si nanodots embedded in SiO2.
34 εox and
εnc are the dielectric constants for SiO2 and the NC ma-
terial (bulk value), respectively.
V ′gate = Vgate − Vx(t0) (8)
Vx(t 0) is the initial flatband (Vfb) or threshold (Vt) volt-
age for the uncharged state disregarding the exact Si sub-
strate surface potential.
IV. Ge NANOCRYSTAL CONTAINING GATE
OXIDES
A. Structural data for Ge implanted gate oxides
After ion implantation (Fig. 4) the peak concentration
of Ge in the oxide reaches of about 7 (LD) or 16 (HD)
at.%. Ion beam synthesis of Ge nanocrystals in thin SiO2
is associated with a significant redistribution (and also a
partial loss) of the implanted Ge as shown in Fig. 5; its
physical origin has been described elsewhere.19 Depend-
ing on the implantation fluence, a layer of tiny Ge NC’s
(dnc=2nm) is formed in vicinity to the Si/SiO2 inter-
face or a layer of bigger ones (dnc=4nm) in the oxide
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FIG. 4: Si content (left ordinate) and Ge profiles (right or-
dinate) after Ge ion implantation into 20 nm SiO2. The Si
content is obtained from TRIDYN calculations35 [LD (¥) and
HD (N)] taking sputtering and swelling effects into account
(dashed line). The box shape profile indicates the Si concen-
tration before implantation. The implanted Ge profiles (right
ordinate) are given by straight lines.
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FIG. 5: (Color online) Ge profiles as obtained by RBS for the
lower and the higher fluence implanted samples in (a) and (b),
respectively. With annealing about 40% (LD) or 25% (HD)
of the initially implanted Ge amount disappeared. The data
are smoothed for clarity averaging five adjacent.
center as shown in Figs. 6 and 7, respectively. In both
cases during annealing a top-oxide region forms without
Ge NC’s. In order to transfer these structures into an
one-dimensional electrical model, the statistical distribu-
tion of Ge NC’s is simplified into two parallel NC layers
as shown schematically in Fig. 2. The thicknesses of the
oxides and NC layers are summarized in Tab. III as de-
duced from the TEM micrographs in Figs. 6 and 7. Ideal
DT charge conduction is assumed from layer to layer, al-
though probably also trap-assisted tunneling mechanisms
may be involved in the real system. Although hardly de-
tectable in Fig. 7, a high concentration of Ge precipitates
enables an effective charge exchange between the main
5Si
SiO2Ge-NClayer
10 nm
12.5 nm
2 nm
FIG. 6: HAADF STEM micrograph after Ge implantation,
LD in 20 nm SiO2 and annealing at 950
◦C for 30 s. Bright
spots indicate Ge NC’s of about 2 nm size arranged in a layer
close to the Si/SiO2 interface in a very high density and also
a few NC’s distributed close to these toward the oxide bulk.
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21 nm
8.0 nm
7.5 nm
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4 nm
FIG. 7: Merged TEM micrographs obtained at HAADF (a)
and high resolution bright field (b) conditions for the same
high fluence Ge implanted sample (HD) annealed at 950◦C
for 30 s. A high density of Ge NC’s in 4 nm size are detected
in the oxide center and also smaller ones (or just precipitates)
between this NC layer and the Si substrate.
NC layer and the Si substrate similar to an intermedi-
ate layer of tiny NC’s. The dnc and Nnc values for both
layers are deduced from the TEM micrographs to calcu-
late Rnc (see Tab. IV). The evaluation of the band gap
energy of tiny Ge NC’s in Tab. IV and thus of the tun-
neling barriers φb for electron and holes emission from
the Ge NC’s needs a more detailed discussion. Due to
quantum confinement the band gap energy of tiny NC’s
increases with decreasing NC size. This effect is signif-
icantly quenched considering oxygen passivated NC’s as
in the present case of Ge NC’s embedded in SiO2.
36 As
shown in Fig. 8, Ge NC’s of 2 nm size have a band gap
energy of about 1.1 eV, which leads to tunneling barrier
heights of φb,e≈ 2.9 eV and φb,h≈ 4.5 eV with respect to
SiO2 using the Ge bulk electron affinity (χ=4.0 eV) and
the bulk energy gap of Eg =0.67 eV
26 as a reference (see
Ref. 13 for details).
TABLE III: Structural parameters used in the calculation of
the current-voltage characteristics (distances in nm). Letters
A-E refer to the simulated I-V curves in Figs. 9 and 10.
fluence curve dtox1 dnc1 dtox2 dnc2 dtop dox
LD A/E 2.0 2.0 2.3 2.0 12.5 20.8
B 2.0 2.0 - - 16.8 20.8
C - - - - - 20.5
D - - - - - 16.8
HD A/E 2.0 2.0 2.0 7.5 8.0 21.5
B 2.0 2.0 2.0 6.0 9.5 21.5
C - - - - - 20.5
D - - - - - 8.0
TABLE IV: Ge NC sizes dnc and densities Nnc as deduced
from the STEM images in Figs. 6 and 7 in a two layer approx-
imation together with the relative NC capacitor area ratios
Rnc and tunneling barrier heights φb obtained using Eq. (3)
and Fig. 8, respectively. Eg is the Ge NC band gap energy.
fluence layer dnc Nnc Rnc Eg φb,e φb,h
[nm] [ cm−2] [eV] [eV] [eV]
LD 1 2.0 3×1012 0.1 1.1 2.9 4.5
2 2.0 3×1011 0.01 1.1 2.9 4.5
HD 1 2.0 1×1012 0.03 1.1 2.9 4.5
2 4.0 5×1012 0.6 0.9 3.0 4.6
B. Current-voltage (I-V ) characteristics
In Figs. 9 and 10 measured I-V characteristics for both
gate voltage polarities are shown for the virgin (reference)
and Ge implanted oxides superimposed with the calcu-
lation results. For negative gate voltages the minority
carrier generation in the Si substrate is stimulated by
light exposure. Nevertheless, the generation rate limits
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FIG. 8: Calculated quantum confinement of H-passivated Ge
NC’s after Niquet et al.37 (straight line) as function of NC size
in comparison to measured photoluminescence (PL) data38 for
oxygen passivated Ge NC’s (¥).
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FIG. 9: (Color online) I-V characteristics for the Ge, LD im-
planted oxides annealed at 950◦C (¤) and 1050◦C (4) and
the unimplanted reference (©) for comparison, all for each
gate voltage polarities in (a) and (b), respectively. The red
and blue lines (curves A, B, and E) reflect the results of the
model calculations related to Ge NC containing oxides. The
straight black lines (curves C and D) show the calculated FN
currents [using Eq. (1)] for pure oxides of different thicknesses
without NC’s. Used structural and electrical parameters are
summarized in Tab. II, III, and IV. Sweep rates are 0.25V/s
for the measurements and calculations, reduced to 0.025V/s
for calculations of curves A’ (Vfb=- 0.8V and Vt=0.1V for
all calculations). For curves E the electron barrier height is
set to φb,e=2.7 eV which corresponds to a Ge NC size of
about 1 nm for NC layer 2. The insets reflect schematically
the charge transfer processes for the respective current com-
ponents.
the number of electrons available for tunneling leading to
a saturation of the tunneling currents in Figs. 9/10(b).
Especially in Figs. 9/10(a) the calculated I-V charac-
teristics (labeled as A) show significant agreements with
the measured data (symbols). As schematically shown in
the insets of Fig. 9(a), at negative Vgate the Ge NC’s in
both layers are positively charged by DT of holes from
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FIG. 10: (Color online) Measured and calculated I-V char-
acteristics for the Ge, HD implanted samples (for details see
caption of Fig. 9). In (a) data for different sweep rates are
shown, for 0.025V/s (1 and A’) and 0.25V/s (2 and A).
the p-Si substrate. As a consequence Vgate drops mainly
across dtop where finally electrons are injected from the
metal gate side by FN tunneling indicated by the rapidly
rising current at Vgate= -10V or -6V in Figs. 9(a) and
10(a), respectively. These electrons get trapped at the Ge
NC’s and compensate the positive charges e.g. by radia-
tive recombination of electron-hole pairs. Accordingly,
for positive Vgate [Fig. 9/10(b)] the NC’s are charged
by electrons which are emitted at high gate voltages
from individual NC’s toward the gate electrode (high
current region). On the contrary to homogenous emis-
sion of electrons from an equal potential metal gate elec-
trode (Vgate< 0V), in this case the curved surfaces of
the tiny NC’s cause an inhomogeneous emission due to
enhanced electrical fields near the NC/top-oxide inter-
face.39 This might explain the slight differences between
the calculated characteristic and the measured data in
Figs. 9/10(b). Individually deviating NC sizes with dif-
ferent φb,e have to be taken into account (curves E for
7smaller NC’s) as well as the emission of electrons at high
gate voltages from NC’s which are located deeper in the
oxide (curves B for a single NC layer). However, the high
current part of the I-V characteristics is related to the
FN emission of electrons from the gate electrode or from
the NC’s side across dtop depending on the Vgate polar-
ity. Thus, the onset for this FN current coincidences
with calculated characteristics for FN tunneling through
a pure thermally grown oxide (curves D in Figs. 9 and 10)
with a thickness similar to top-oxide thicknesses dtop as
deduced from the TEM of the Ge NC containing oxides
(see Tab. III). Hole FN tunneling can be neglected due
to the high barrier towards SiO2. The annealing temper-
ature has only a marginal influence on the shape of the
I-V characteristics.
For both polarities the measured I-V characteristics
reveal in the low voltage range [e.g. -10V<Vgate< 6V
in Fig. 10(a)] a nearly constant current which is for
the NC containing gate oxides about 100 times higher
than for the unimplanted oxides. This current level de-
creases proportional to the sweep rate, in both, simula-
tion (labeled as 1 and 2) and measurement (A and A’)
in Fig. 10(b). The FN tunneling current is not affected
by the sweep rate. Both, for the unimplanted reference
and for the implanted oxide this nearly constant cur-
rent can be described by a displacement current which is
Jdpl=Cox (dVgate/dt) for the reference. Cox= εox/dox
is the oxide capacitance and dVgate/dt the sweep rate.
The measured Jdpl value for the unimplanted reference
is about two orders lower than the theoretical value of
Jdpl=4.2×10−8A/cm2 because Vgate is not sweeped con-
stantly but stepwise. Thus, Jdpl decreases exponentially
during the delay time after each voltage step of 0.5V (see
Fig. 1) which is performed to achieve a higher current res-
olution. For the NC containing oxides Jdpl corresponds
to the non-equilibrium charging current of the top-oxide
through dtox1,2. The variable resistance of the tunneling
oxides defines the time constant of charging and also of
the decay of Jdpl after each voltage step. A higher low
voltage current for the Ge, HD implanted compared to
the Ge, LD implanted sample reflects the different tun-
neling or charging resistances and/or mechanisms. In the
latter case a well-defined NC layer with a higher NC den-
sity is charged, whereas in the first case (HD) the current
is probably more related to a trapping-like conduction.
C. Simultaneous C-V /I-V measurements
C-V characteristics were obtained to reveal the charg-
ing behavior of the Ge NC containing gate oxides (see
Fig. 11). Already very small sweep amplitudes of ±2.5V
create a significant C-V hysteresis. Holes as well as elec-
trons are rapidly stored at the NC’s in similar amount
where the C-V characteristics shift continuously with the
applied voltage (see Ref. 13 for details). Thus, the char-
acteristics for the Ge, LD implanted oxide in Fig. 11(a)
do not reach the expected maximum capacitance value of
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± 2.5V/± 5V/± 7.5V/± 10V amplitudes.
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FIG. 12: (a) C-V and I-V data simultaneously recorded as
a function of sweep time for the Ge, LD implanted sample
annealed at 950◦C for 30 s (sweep rate is about 0.07V/s).
Straight lines connect the last datum of each branch. (b) Flat-
band voltage shift ∆Vfb calculated from capacitance-voltage
data from (a) and Ref. 13 using Eq. (9) (¤). The broken
line corresponds to the simulated current-voltage curve A of
Fig. 9(a).
8about Cox=50pF. This rapid shifting of the C-V curves
enables a novel measurement where during the voltage
sweep capacitance and current data are simultaneously
recorded to trace the charging of the NC’s as a function
of sweep time and the applied gate voltage Vgate [see
Fig. 12(a)]. The vertical branches in the I-V character-
istic reflect the exponentially decaying charging current
with time at constant Vgate which is mirrored in the C-
V characteristic confirming the interpretation of the I-V
characteristics in previous chapter. Continuous charg-
ing of the Ge NC’s with holes leads to a simultaneously
decreasing flat-band voltage, i.e., the C-V characteris-
tic follows the applied gate voltage. In Fig. 12(b) the
corresponding flat-band voltage shift ∆Vfb is shown as
a function of Vgate which is calculated from the capaci-
tance data in Fig. 12(a).
∆Vfb(Vgate, t) = Vmeas(Cmeas, t)− V0(Cmeas) (9)
Related to the same capacitance data Cmeas, the corre-
sponding voltage values from the measured characteris-
tic in Fig. 12(a) (Vmeas) are referenced to voltage data
V0 from the C-V characteristics for the uncharged state
(obtained from the same sample at dVgate/dt =100V/s
shown in Ref. 13). ∆Vfb, i.e., the total charge stored in
the NC’s, saturates with increasing FN current [symbols
in Fig. 12(b)] which limits the shifting of the C-V char-
acteristic as indicated by the hump in Fig. 12(a). Holes
captured in the NC’s are compensated with electrons in-
jected from the gate electrode. For the same reason the
C-V hysteresis in Fig. 11(b) saturates at ± 7.5V sweep
amplitudes for the Ge, HD implanted sample. How-
ever, the trend of the characteristics in Fig. 12(b) is
similar comparing the data deduced from the continuous
capacitance-current measurements with the results from
the simulated current-voltage curves. Thus, the validity
of the presented electrical model for the charge transfer
through NC containing gate oxides is clearly confirmed.
Deviations can be explained by uncertainties defining
the exact position of stored and compensated charges
within the gate oxide and/or the different sweep rate.
For further decreasing Vgate a decreasing charge amount
is shown in Fig. 12(b) (dashed line) as the electron cur-
rent is higher than the number of available and refilling
holes in the NC’s in the simulations for Fig. 9(a). This
behavior is not reproduced from the data extracted from
Fig. 12(a) since a reliable interpretation of the recorded
data is not possible if Cmeas approaches Cox for Vgate< -
14V.
V. SI NANOCRYSTAL CONTAINING GATE
OXIDES
A. Formation of Si NC’s in thin gate oxides after
Si ion implantation
Ion profile calculations in Fig. 13 reveal a broad distri-
bution of implanted Si in SiO2 (line). But taking surface
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FIG. 14: RBS data related to the oxygen and silicon sig-
nals for the high-fluence Si implanted oxide (HD) in the as-
implanted state (¢) and after annealing at 1050◦C for 120 s
(M) in comparison to the as-grown reference sample (¥). The
elemental composition of the oxide changes after Si ion im-
plantation by an enhanced Si signal and a reduced O yield
with respect to the unimplanted reference.
sputtering and a redistribution of oxide atoms during im-
plantation into account, a nearly constant total Si con-
tent throughout the oxide can be expected (symbols).
For Si, HD implantation the incorporation of additional
Si in SiO2 causes a considerable fluence dependent oxide
swelling which corresponds to a broadening of the oxy-
gen signal in the RBS spectra in Fig. 14 (see Ref. 40 for
details). A 3D kinetic lattice Monte Carlo (KLMC) sim-
ulation was used to simulate the redistribution of excess
Si and the formation of Si NC’s from a SiOx layer (x< 2)
during annealing.21,41 For the simulation the initial con-
figuration was deduced from the calculated TRIDYN Si
data, LD (Fig. 13), which leads to a cross-section im-
age as shown in Fig. 15(a). With increasing simulation
(or annealing) time Si monomers bundle to precipitates
95nm 0 kMCS 5 nm 500 kMCS 5 nm 10000 kMCS
denuded
zone
5 nm 100 kMCS
(a) (b) (c) (d)
FIG. 15: Cross-section presentation of a KLMC simulation for the Si, LD implanted gate oxide. The initial distribution of Si
excess atoms is deduced from TRIDYN calculations in Fig. 13. With proceeding simulation/annealing time [increasing Monte
Carlo steps (MCs)] the formation and ripening of Si NC’s in the oxide can be traced leading to reconstruction of a flat Si/SiO2
interface, which is finally separated to the NC’s by a denuded zone.
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FIG. 16: Cross-section energy-filtered TEM micrograph for
the Si, LD implanted sample annealed at 1050◦C for 30 s.
Some small Si NC’s (≤ 2 nm) are visible by bright spots
mainly in the oxide center enclosed by two oxide regions de-
nuded of NC’s toward the oxide surface and the Si substrate.
By conventional high-resolution bright field TEM imaging
these tiny Si NC’s were not detectable. A red line indicates
a localized charge transfer through the oxide across a small
portion of NC’s.
mainly in the upper half of the oxide and grow to NC’s
later on. Despite considerable mixing of the Si/SiO2 in-
terface during implantation (see Fig. 13), a flat interface
between the oxide and the Si substrate reconstructs dur-
ing annealing. From Gibbs-Thompson’s rule, assuming
the Si substrate as a crystal of infinite radius, the equilib-
rium concentration of Si monomers around the embedded
Si NC’s in oxide is higher than directly above the Si sub-
strate leading to a diffusion of Si monomers from the NC’s
toward the Si substrate. Some Si NC’s located closer to
the substrate dissolve whereas those in the upper oxide
region ripen. This behavior is confirmed by the redistri-
bution of oxygen during annealing in the RBS spectra of
Fig. 14 for Si, HD implantation. The development of a
small valley and a little hump in the oxygen profile corre-
sponds to a formation of Si NC’s next to the oxide center
and a formation of a region denuded by Si NC’s close to
the Si/SiO2 interface, respectively.
10 nm Si
SiO2Si NCs
22 nm
10 nm Si
SiO2
3.0 nm
21.5 nm
13.5 nm
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FIG. 17: Cross-section TEM micrographs of a Si, HD im-
planted sample annealed at 1050◦C for 30 s obtained (a) at
high resolution bright field conditions and (b) - enabling a
much more detailed view on the NC’s distribution - by energy-
filtered imaging. In (a) at the top region of the oxide layer
Si NC’s formed with the evidence of Si (111) lattice fringes.
About two-thirds of the oxide are filled with Si NC’s, visi-
ble by bright spots, in a high density, enclosed by two oxide
regions denuded of NC’s.
For the present Si implanted samples Si NC’s of 2 -
4 nm size were detected mainly about the oxide center
using HR- and EFTEM in Fig. 16 and 17. As predicted
by KLMC simulation actually a denuded oxide zone sepa-
rates the Si NC’s from the Si substrate; but, in contradic-
tion, the amount of remaining excess Si forming NC’s is
much lower than expected. However, in the simulation a
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static and conductance C-V methods (not shown) at midgap
a Si/SiO2 interface trap density of Dit. 1×1011cm−2eV−1
was obtained indicating a sufficient reconstruction of the
Si/SiO2 interface for both fluences.
loss of excess Si from sample handling and annealing after
ion implantation was not included.19,42 When a damaged
thin gate oxide is exposed to humid air after implanta-
tion, moisture (e.g. O2 and H2O) penetrates the porous
oxide, which leads - together with residual oxygen from
the annealing ambient - to a significant reduction of Si
available for NC formation due to oxidation of excess Si.
Most sensitive to penetrating oxidants, in the experiment
a NC-free region (3 - 7 nm) forms close to the oxide sur-
face (see Figs. 16 and 17), similar to a passivation of bare
Si surfaces. This oxide layer can be considered as an ef-
ficient top-oxide barrier. Assumedly, the denuded zone
between the Si NC’s and the Si substrate has not that
quality. As shown in Fig. 15(b) incorporated Si precipi-
tates possibly remain in this layer during annealing and
enable a considerable charge conduction through this ox-
ide zone like traps. Thus, the respective structural para-
meters needed for the I-V characteristic calculations are
deduced from Fig. 16 and 17 and summarized in Tab.V.
Within the denuded zone a trap-like state is considered
in dnc1 of 1 nm size dividing the denuded zone into the
sections dtox1 and dtox2.
B. C-V hysteresis of Si NC containing gate oxides
In C-V hysteresis measurements a sweep amplitude
higher than 7.5V (LD) or 2.5V (HD) has to be applied to
show a considerable charging of the Si implanted oxides
(see Fig. 18). Positive and negative charges are generated
or trapped in the oxide applying negative and positive
gate voltages, respectively. Thus, a dominating charge
exchange between the Si NC’s and the Si substrate can
TABLE V: Structural parameters used in the calculation of
the I-V characteristics in Fig. 19 for the Si+ implanted oxides
(LD and HD) and for the un-implanted reference (virgin).
Oxide and NC layer sizes are in nm.
fluence curve dtox1 dnc1 dtox2 dnc2 dtop dox
LD A 2.0 1.0 2.5 7.0 7.5 20.0
HD B 1.8 1.0 2.0 13.5 3.0 21.3
- C - - - - - 20.7
(LD) D - - - - - 7.5
(HD) E - - - - - 3.0
be considered. Whereas the hysteresis increases with in-
creasing gate voltage above a threshold value nearly sym-
metrically in Fig. 18(a) (LD fluence), the flatband voltage
shift saturates for the Si, HD implantation at a compa-
rably low level. This limitation indicates re-emission of
trapped electrons toward the gate or compensation of
stored holes by electrons injected from the gate. Best
observable in the difference of the maximum capacitance
values Cmax comparing Fig. 18(a) and (b), the content of
remaining non-oxidized Si merged into Si NC’s is much
higher for the higher Si fluence. As a consequence the
actual oxide dielectric constant changes from εox=3.9 ε0
(virgin oxide) to effectively about 4.35 ε0 for the Si, HD
implanted sample (εsi=11.8 ε0). For the lower Si fluence,
oxide growth (e.g. by oxidation) compensates the effect
of remaining excess Si in the oxide (Cmax≈ εox/dox) as
Cmax is similar to the virgin oxide (not shown).
C. I-V characteristics for the Si implanted oxides
For the Si ion implanted and annealed oxides the cur-
rents increase rapidly already above |Vgate| ≈ 2V (HD) or
|Vgate|≈ 5V (LD) as shown in Fig. 19. Below this volt-
age the current level is similar to the virgin oxide with-
out significant enhancements which coincidences with the
missing C-V hysteresis is this regime (Fig. 18). Ap-
parently, on the contrary to the characteristics for the
Ge implanted oxides (Figs. 9/10), the charging does not
affect homogenously large area portions. Considerable
charge trapping occurs only at high currents (Fig. 19),
e.g. at ± 12.5V (LD) or ± 5.0V (HD) bias, as confirmed
by the C-V hysteresis measurements in Fig. 18. But the
obtained Vfb shift is 5 - 10 times lower than for the Ge
implanted oxides. Changes in the I-V characteristic with
increasing annealing time are of minor relevance. At high
current densities (J > 1×10−6A/cm2) the slopes weaken
only slightly in the semi-logarithmic plot.
Apparently, for the present Si implanted samples the
charging occurs not rather homogenously across a high
density of NC’s close to the Si substrate, as in the case
of Ge containing gate oxides, but across rare defects or
traps located in the denuded zone as indicated in Fig. 16.
Figure 15(b) shows a considerably high density of such
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FIG. 19: (Color online) Measured and calculated I-V charac-
teristics for the Si implanted [fluence LD and HD, annealed at
1050 ◦C for 30 (¤) and 120 s (4)] and for the un-implanted
oxides (©) for both gate voltage polarities with respect to
Eqs. (1)-(2), solved for 1% capacitor area and Table V. The
calculated characteristics for Si NC containing oxides are in-
dicated by red lines (A and B) and for single oxides by black
lines (C -E) with Vfb=-0.8V, Vt=0.1V and mox=0.5m0.
Measurements and simulations were performed for 0.125V/s
sweeps.
Si precipitates in this region, which disappear bit by bit
during further annealing/simulation time. Thus, in a first
approximation, the current through the gate oxide for Si
implanted oxides Jsi occurs locally across about 1% of
the MOS capacitor area. But, the transient enhanced
model as derived in Ref. 13 is only valid for rather ho-
mogenously charged oxides. Thus, Eq.(1)-(8) were used
to calculate the current only at the involved areas with
Rnc1=Rnc2=1 and Jsi=0.01× Jtot [Eq.(2)]. A band
gap energy of 1.4 eV36 for about 3 nm tiny Si NC’s leads
to a tunneling barrier of about 3.0 eV for electron ejec-
tion from Si NC’s.13 With these assumptions and the
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FIG. 20: Retention data for Ge implanted oxides for both
fluences, LD and HD, after programming pulses of ± 8V ap-
plied for 100ms. The programming window reflects the differ-
ence of the actual Vfb(t) to the initial (uncharged) state with
the positive and negative voltage branch indicating storage of
electrons and holes, respectively.
structural data from Tab. V the calculated I-V charac-
teristics show significant agreements, qualitatively and
quantitatively, with the measurements. Again, the onset
of the high current regions in Fig. 19 coincidences with
the characteristics related to MOS capacitors containing
only the top-oxide layer dtop.
VI. CHARGE STORAGE IN GE AND SI NC
CONTAINING OXIDES
For the embedded Ge NC’s initially large programming
windows are obtained (about 8V) in Fig. 20, which de-
cay within the first seconds to a more stable state hold-
ing about 1V for more than minutes. Thus, two differ-
ent charge loss mechanisms can be considered: The first
loss (short term storage) is considerably attributed to a
spontaneous re-emission of electrons (or holes) from the
NC’s band edges toward the Si substrate. Also injec-
tion of holes (or electrons) from the substrate side has
to be taken into account leading to a charge compen-
sation in the NC’s. A different back-tunneling barrier
height for electrons and holes (φb,e<φb,h) (or, alterna-
tively, a shorter generation time of holes than of electrons
from a p-Si substrate) causes slightly different time scales
of charge decay. Capture of electrons at self-interstitial
defect sites located at or in the Ge NC’s43 might be re-
sponsible for the long term storage as well as the different
relative band gap position of the Ge NC’s in comparison
to the Si substrate (hole storage).13
On the contrary to the Ge implanted samples, stored
electrons and holes hold in the present Si NC containing
structures at least for hours as shown in Fig. 21. Ac-
cording to the presented model of charge conduction, the
rare small traps embedded in the denuded zone between
the NC’s and the Si substrate limit efficiently the loss to-
ward the substrate electrode. From extrapolations quasi
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FIG. 21: Charge retention characteristics for the Si implanted
samples (LD and HD with filled and open symbols, respec-
tively), representing the behavior after 10 (squares) and after
105 (triangles) write/erase cycles after applied voltage pulses
of ± 12.5V (LD) and ± 5V (HD) for 100ms.
non-volatility up to real non-volatility can be predicted
depending on the implanted Si ion fluence. For the Si,
LD implanted sample the programmed and the erased
states should be distinguishable from each other up to
days and months (> 106 s), even if this device has been
previously treated with 105 write/erase cycles. Especially
for the Si, LD sample, device cycling widens slightly the
programming windows with the consequence of an in-
creased charge decay with retention time. During cycling
at high electrical fields and high current stress needed
in the write/erase operations, oxide traps are generated,
which mediate a charge transfer toward the NC’s, but en-
able also a faster escape of charges from the NC’s toward
the substrate or gate electrode.
VII. SUMMARY
An electrical model has been developed to describe
current-voltage characteristics for thin NC containing
gate oxides. Ion beam synthesis of Ge and Si NC’s
in SiO2 leads to different spatial distributions, varying
from narrow NC layers close to the Si substrate to broad
layers spanning around the oxide center. From these
structural data current-voltage characteristics were cal-
culated, which show significant qualitative and quanti-
tative agreements with measurements, considering sig-
nificant charging of the NC’s. Oxide layers denuded of
NC’s, which form self-organizing during annealing, work
efficiently as charge tunneling barriers. Thus, ion im-
plantation induced oxide traps are not responsible for
the charge transfer through the oxide. However, in some
cases a trap-assisted conduction is proposed between the
Si substrate and the NC layers or between NC’s. Monte
Carlo Simulations reveal that these traps might evolve
from dissolving Si (or Ge) precipitates in the oxide close
to the Si/SiO2 interface, for instance. Ion profile calcu-
lations related to NC synthesis in thin gate oxides are
not suitable to predict the final NC distribution since
also redistribution and oxidation effects have to be taken
into account. The obtained charge retention in the NC
containing gate oxides spans from seconds or minutes (Ge
NC’s) to the perspectives of quasi non-volatility (Si NC’s)
with a charge retention of months or more depending on
the number of performed write/erase cycles before mea-
surement.
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Dissociation of Si+ ion implanted and as-grown thin SiO2 layers during annealing
in ultra-pure neutral ambient by emanation of SiO
V. Beyer,∗ J. von Borany, and K.-H. Heinig
Forschungszentrum Rossendorf, Institute of Ion Beam Physics and Materials Research,
P.O.Box 51 01 19, D-01324 Dresden, Germany
We have observed a very inhomogeneous dissociation of stoichiometric and non-stoichiometric thin
SiO2 layers (thermally grown on Si substrates) during high temperature annealing at a low partial
pressure of oxygen. During this process some silicon of the (100)Si substrate and, in case of Si ion
implantation, additionally excess Si is consumed. The SiO2 dissociation has been studied by electron
microscopy and Rutherford backscattering spectrometry. Large holes (> 1µm) in non-implanted
oxide layers have been observed which evolve probably from defects located at the Si/SiO2 interface.
For Si implanted SiO2 additionally the formation of voids within the oxide during annealing has
been observed preferably at the position of the implanted Si excess. Oxygen vacancies are possibly
emitted from Si/SiO2 interfaces into the oxide and migrate through SiO2 with long-range distortions
of the oxide network. In that way the oxide hole and void formation can be explained by oxygen-
vacancy formation, migration and silicon-monoxide (SiO) emanation. As a driving force for growth
of the large oxide holes we identified oxygen diffusion from the Si/SiO2 interface to the bare Si
surface. This surface is a sink of oxygen diffusion due to the emanation of volatile SiO, whereas
the Si/SiO2 interface serves as an oxygen source. The predicted mechanism is consistent with the
geometry of the holes in the SiO2 layer.
I. INTRODUCTION
It is well known that heat treatment under ultra-high
vacuum conditions results in a very inhomogeneous dis-
sociation of thin SiO2 films on Si.
1 Small, circular holes
were found in the oxide with areas of bare Si substrate
completely depleted from SiO2. The process of dissoci-
ation was assigned to diffusion and evaporation of SiO
starting at the Si/SiO2 interface.
1 It was concluded that
these molecules diffuse through SiO2 towards the surface
where SiO finally desorbs.2,3 A model of the generation
of volatile SiO at the Si/SiO2 interface was proposed by
Hickmott4 by the reaction
Si(s)+SiO2 (s)→ 2 SiO(g)↑ . (1)
Although it was argued that this molecule is too large
to diffuse through the SiO2 network,
5 experiments show
that under special annealing conditions thermally grown
SiO2 acts as a source of oxygen for the underlying Si
bulk.5 A reduction of SiO2 was proposed by Balk et al.
6
where a redox reaction leads to the formation of neu-
tral oxygen vacancies (Vo) in SiO2. The released oxygen
atoms diffuse to the Si/SiO2 interface and are consumed
by the oxidation of Si.
O3≡Si-O-Si≡O3→ O3≡ Si-Si≡O3+O ↑ (2)
The neutral oxygen vacancy is known to be an ampho-
teric trap,7 mainly associated with hole traps from the
so called oxygen-deficiency centers which are generated
during high temperature annealing of oxides due to a re-
moval of oxygen.8,9
With respect to the understanding of Si/SiO2 interface
microchemistry and the formation of Si (or Ge) nanocrys-
tals (NCs) within thin SiO2 films for microelectronic or
optical devices, the self-diffusivity of Si and O in SiO2
has received much interest in the recent two decades.
Several direct10 and indirect methods11–14 have been ap-
plied to determine diffusion parameters (D0, EA), e.g.
the implantation of 30Si isotopes in 28SiO2 layers.
12,15
But the data for the Si self-diffusivity differ by several
orders of magnitude depending on the processing para-
meters. The activation energy for the diffusion of Si as
found by Tsoukalas et al.12 (4.7 eV) is also remarkably
close to those for the diffusion of network oxygen.16 A
higher diffusivity derived from indirect experiments was
attributed to a diffusion of SiO molecules instead of self-
diffusion of Si atoms.17,18 In addition, it was reported
that mobile SiO might have a catalytic effect on the ther-
momigration of impurities17 and on the enhancement of
the self-diffusion of Si in SiO2.
19
In the present work, after annealing in ultra-pure Ar
atmosphere an inhomogeneous dissociation of thermally
grown SiO2 is described and compared to the behavior
of Si implanted oxides. Several diffusing species have
been considered with different mechanisms of diffusion in
SiO2. But a general description has to be consistent with
both, oxide hole formation and Si self-diffusion, whereas
contradictions give new insights. In particular, the artifi-
cial Si enrichment, which intensifies internal reactions, re-
veals additional information concerning the mechanisms
of diffusion in and finally dissociation of SiO2. The inves-
tigations are of practical relevance for the annealing of Si
implanted gate oxides designed for non-volatile memory
devices.
II. EXPERIMENT
28Si+ ions were implanted at 6 keV with fluences of
7×1015 cm−2 (LD) and 2×1016 cm−2 (HD) at room tem-
perature in 20 nm thick SiO2 thermally grown on <100>
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FIG. 1: Oxygen and Si related parts of the RBS spectra for
the as-grown (¥) and the tempered (¤) (1150◦C for 120 s)
reference samples in comparison to a simulation for 20 nm
thick SiOx layers with x=2 and x=1.6 (lines), respectively.
Within all RBS graphs the experimental data are smoothed
by a Savitzky-Golay algorithm to show differences in the re-
sults more clearly.
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FIG. 2: SEM image of the unimplanted reference tempered
at 1150◦C for 120 s in ultra-pure Ar ambient. The gray area
indicates SiO2 and the dark spots bare silicon substrate (oxide
holes) as confirmed by EDX (10 keV, 2×2µm2) shown in the
inset (oxide: ¤; hole : ¥).
p-Si substrate (10Ω cm). Not-implanted samples with
identical SiO2 films were used as references. After stan-
dard cleaning in H2O2/H2SO4, rapid thermal annealing
(RTA) was carried out at 1050◦C and 1150◦C for 30 s
and 120 s in Ar, respectively. The Ar gas quality was
improved from 5.0 to 9.0 (1 ppb) with respect to oxi-
dants (e.g. O2, H2O) by means of a gas purifier. Sim-
ilar experiments were performed for 100 nm thick SiO2
with an implantation of 4×1016 cm−2 Si ions at 35 keV.
The Si and O profiles were characterized by Rutherford
backscattering spectrometry (RBS) using 1.7MeV He+
ions; the incident angle was set to 70◦ to improve the
depth resolution (scattering angle is 170◦). Transmission
electron microscopy (TEM) on a Philips CM300 oper-
ating at 300 kV as well as scanning electron microscopy
(SEM) on a Hitachi S-4800 at 10 kV were carried out
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FIG. 3: RBS data for a low-fluence Si+ implanted oxide (LD)
compared with the reference sample both annealed at 1150◦C.
A partially lower yield from the Si bulk at the right graph is
attributed to substrate channelling.
FIG. 4: SEM image of a Si+ implanted (LD) sample after
subsequent annealing (1150◦C for 30 s). Oxide holes of non-
uniform size (∼ 15..40µm) and shape are obtained.
for structural investigations including energy-dispersive
X-ray (EDX) analysis for local element mapping.
III. RESULTS AND DISCUSSION
As shown in Fig. 1 already the unimplanted thermally
grown oxide reveals changes in the RBS spectrum after
a heat treatment at 1150◦C. These can be interpreted
either as a change of the oxide stoichiometry (from SiO2
to SiO1.6) or as lateral oxide inhomogeneities. The latter
explanation is clearly confirmed by the respective SEM
image shown in Fig. 2. Nearly circular areas of bare Si
with impressively regular size (∼ 6µm) and shape are ob-
served. These oxide holes cover about 20% of the total
surface area explaining the increase and reduction of the
Si and O signals in the RBS spectrum of Fig. 1, respec-
tively. The deviation in Fig. 1 between simulation and
measurement at the low energy side for the annealed ref-
30 5 10 15 20 25 30
40
60
80
100
LD
HD
to
ta
lS
i -
co
nt
en
t [a
t.%
]
depth [nm]
0
5
10
15
20
im
pl
an
te
d
Si
- c
on
te
nt
[at
.%
]
SiSiO2
swelling
~ 7 at.%
FIG. 5: Total Si content after Si ion implantation into 20 nm
SiO2 [LD (N) and HD (¥)] as obtained from TRIDYN calcu-
lations21 taking sputtering and swelling effects into account.
The dotted line indicates the pristine position of the Si/SiO2
interface. The implanted Si profiles (right ordinate) are plot-
ted by straight lines.
erence (best observable in the oxygen related data) might
correspond to a global non-uniform thickness reduction of
the remaining SiO2 layer and/or in an increased Si/SiO2
interface roughness which cannot be decided from the
RBS data. The detected local dissociation of SiO2 is sim-
ilar to the results published by Tromp et al.1 and Liehr
et al.20 They argued that the SiO2 decomposes by the
formation of volatile SiO [acc. Eq. (1)] at defects in the
oxide or at the Si/SiO2 interface which are not specified
in detail. The statistically distributed but equal-sized
and -shaped oxide holes obtained for the tempered refer-
ence (Fig. 2) indicate that heteronucleation at one single
type of defect is responsible for the inhomogeneous SiO2
dissociation.
The situation is not generally changed for low-fluence
(LD) Si+ implantation (Fig. 3). The oxygen areal density
is reduced after annealing (1150◦C for 120 s) in a similar
way as observed for the reference before. But now, the
oxide holes, indicating the local dissociation of SiO2, are
irregular in shape and size (Fig. 4). The similar oxygen
content confirms that with respect to the annealed refer-
ence the mean oxide hole coverage is equivalent despite
the significant differences in size and density of the holes.
The lower hole density and the larger hole size indicate,
that for the implanted oxides an accumulation or a local
concentration of such defects, which are responsible for
the SiO2 dissociation, occurs, induced by ion implanta-
tion and subsequent annealing.
The incorporation of additional Si into SiO2 by ion im-
plantation causes a fluence dependent oxide swelling (see
Fig. 5) which corresponds to a broadening in the oxygen
signal of the RBS spectra for the LD (Fig. 3) and HD
(Fig. 6) implanted oxides, respectively. In addition, RBS
clearly reveals the change in the elemental composition
of the oxide after Si ion implantation by an enhanced Si
signal and a reduced O yield with respect to the unim-
planted reference.
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FIG. 6: RBS data related to the oxygen and silicon signals for
the high-fluence Si implanted oxide (HD) in the as-implanted
state (¢) and after annealing at 1050◦C for 120 s (M) in com-
parison to the as-grown reference sample (¥).
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FIG. 7: High resolution cross-section TEM image of a HD
implanted sample annealed at 1050◦C for 30 s. At the upper
region of the oxide layer Si NCs formed which is proved by
the evidence of Si (111) lattice fringes.
Phase separation of Si from SiO2 occurs by precipita-
tion and growth of Si NCs during annealing at 1050◦C.
These processes are induced either by (i) self-diffusion
of oxygen or (ii) of the implanted excess Si or (iii) the
diffusion of mobile SiO molecules, depending on the fa-
vored model of diffusion as mentioned before, or (iv) by
a process involving diffusing oxygen vacancies which we
will discuss later in detail. As indicated by the small val-
ley in the oxygen profile (Fig. 6) the Si NCs are mainly
located within the upper half of the oxide layer which is
confirmed by cross section TEM imaging (see Fig. 7). No
SiO2 dissociation has been observed for an annealing at
1050◦C.
A strong dissociation of the HD implanted SiO2 is ob-
tained after annealing at 1150◦C. As shown in Fig. 8 the
RBS spectra reveal a remarkabe decrease of both, the
Si and the O areal density. The oxygen content is re-
duced by ∼30% and ∼65% after annealing at 1150◦C for
30 s and 120 s, respectively. In agreement with the effects
described before, again a spatial dissociation of the ox-
ide is expected and confirmed by SEM (Fig. 9) showing
a very high concentration of tiny (¿ 1µm) oxide holes.
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FIG. 8: RBS spectra of the high-fluence Si implanted oxide
(HD) as-implanted (+), annealed at 1150◦C for 30 s (dotted
line) or 120 s (dashed line), respectively, in comparison to the
as-grown reference sample (¥) tempered at 1150◦C (¤) for
120 s.
FIG. 9: SEM image of the high-fluence Si implanted sam-
ple (HD) after annealing at 1150◦C for 30 s. The oxide
holes (black regions and tiny spots) are of different sizes
(30..200 nm; spots:< 10 nm) with irregular shape but in a very
high density.
Despite the very different size distribution and density
of holes, the mean oxide/hole area ratio is nearly equiv-
alent to the annealed reference. But contrariwise to the
samples described before the dissociation of SiO2 is not
anymore only a lateral effect. As shown in the TEM im-
age of Fig. 10(a) in the region where previously the Si
NCs within the oxide were detected (Fig. 7), nanopores
(NPs) (or nanovoids) have formed after 1150◦C anneal-
ing . The residual top and bottom oxides are connected
by a porous oxide network or only single oxide columns.
The residual oxide thickness is ≤ 20 nm which explains
the narrowing of the oxygen signal in the RBS spectra
(Fig. 8). Besides the NP formation, the residual oxide
is more or less stable in shape and height. With respect
to the annealed reference the oxygen content of the im-
planted sample (HD after annealing at 1150◦C for 30 s)
is lowered by ∼ 1.8×1016 O/cm2. As the oxide to hole
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FIG. 10: TEM images of the high-fluence Si implanted sam-
ple (HD) after subsequent annealing at 1150◦C for 120 s in
purified Ar. (a) Voids or nanopores (NPs) have formed in
the upper half of the oxide dividing the layer into two parts.
In (b) almost all SiO2 has disappeared (left side) together
with a part of the Si substrate where residual oxide is still
overhanging.
areal ratio remains unchanged, this additional loss must
be related to the internal dissociation of the oxide. The
oxygen loss corresponds to the Si implantation fluence of
2×1016 cm−2 (HD) which is a strong hint for the forma-
tion of volatile SiO molecules preferably within the region
of the implanted Si excess. The required oxygen amount
is probably taken from the SiO2 network environing the
Si NCs e.g. by a redox reaction similar to Eq. (2) leav-
ing oxygen vacancies or deficiency centers behind. The
reaction stops when the implanted Si amount has been
consumed.
The formation of the oxide holes is certainly no ox-
ide surface effect. Similar experiments performed with
100 nm SiO2 reveal no observable oxide dissociation even
after a heat treatment at 1150◦C for 120 s performed in
ultra-pure Ar ambient. Thus, the process has to be in-
terpreted as diffusion controlled and forced by Si/SiO2
interfaces. In fact, the implantation at the higher flu-
ence (HD) causes both, (i) a region of excess Si within
the oxide, and (ii) additionally a Si excess within the
near interface oxide due to ion-induced interface mixing
(see the weaker slope at the Si/SiO2 interface in Fig. 5).
Both regions, there and around the Si precipitates within
5the oxide, reveal a considerable concentration of oxygen
vacancies leading to the high density of oxide holes in
Fig. 9.
In Refs. 1–3 it was argued that SiO molecules are gen-
erated at the Si/SiO2 interface in SiO2 leading finally to
the oxide dissociation. The idea of a single SiO mole-
cule squeezing through SiO2 can conceivably be unrav-
elled by the idea of diffusion of oxygen vacancies (Vo)
22
taking an interaction of SiO with the surrounding co-
valent network into account. Diffusion mechanisms in
SiO2 are supposed to be dominated by jumps of dan-
gling bonds rather than by migration of single Si inter-
stitials through SiO2.
23 Ab initio calculations reveal a
rather small energy of Vo formation (≈ 0.85 eV)24,25 at
Si/SiO2 interfaces and Vo migration (≈ 1.8 eV)26 in SiO2.
This is consistent to a high concentration of Vo close to
the Si/SiO2 interfaces especially during high temperature
annealing at low partial pressure of oxygen. Migrating
oxygen vacancies cause long-range network distortions in
the oxide network27 leading actually to a Si self-diffusion
in SiO2. This explains the considerable dependence of
the Si self-diffusivity from the oxide thickness15 as the
concentration of Vo and thus the driving force for Si
redistribution increases with decreasing distance to the
Si/SiO2 interface.
Discussing the process of SiO2 dissociation by vacancy
diffusion, the reactions at the Si/SiO2 interfaces espe-
cially around the NCs and at the SiO2 surface may be
expressed as
at Si/SiO2 interfaces: Si+SiO2→ 2 SiO2+2Vo (3)
at the SiO2 surface: 2Vo+2SiO2→ 2 SiO(g)↑ . (4)
Hence, the excess Si in the oxide (due to implantation
or interface mixing) accumulates at the Si NCs and is
later on oxidized by the formation and emission of Vo.
This is consistent with Gibbs-Thompson’s relation that
small Si NCs dissolve due to the high equilibrium Vo con-
centration at their curved interface resulting in a growth
of bigger ones (like the Si substrate). These vacancies
diffuse also towards the region of lower Vo concentration
i.e. to the SiO2 surface, where they may be emanated in
form of gaseous SiO under consumption of surface oxide.
Obviously the formation energy of such a SiO release is
rather high, because no fast homogeneous dissociation of
SiO2 has been observed. But local defects at the Si/SiO2
interface facilitate SiO formation and emanation, which
can finally cause the formation of large oxide holes.
In Fig. 10(a) a formation of large voids within the oxide
is observed. There, during high temperature annealing at
low oxygen partial pressure, besides Vo also volatile SiO
forms at the Si NCs until all excess Si is consumed. Dif-
fusing Vo between the NCs and the oxide surface may
open pathways for direct SiO emanation. Thus, it is
likely to assume that SiO diffuses through the SiO2 net-
work under assistance of Vo which can be expressed in
combination of Eqns. (1), (3) and (4) by
Si+SiO2 →SiO(g)↑+SiO2+Vo . (5)
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FIG. 11: Sketch of the process of oxide hole growth at the
hole rim where a Si hump builds with respect to Fig. 10(b),
Ref. 1 and Eqns. (6) and (7).
This is similar to Si interstitial migration in SiO2 but in-
cludes the SiO emanation from the oxide surface. A Si
NC oxidation by emission of Vo into SiO2 as indicated
in Eq. (3) has not been observed. NCs would remain
after annealing due to size-limiting oxidation.28 Once a
oxide hole has formed as in Fig. 10(b), SiO directly em-
anates at the hole rim from the NC region into the anneal-
ing atmosphere due to its considerable vapor pressure of
10−1mbar at 1150◦C.29,30 A redox reaction acc. Eq. (2)
with release of oxygen alone can be fairly excluded. The
Si consumption at the Si substrate and within SiO2 ob-
tained at the outstanding TEM results (Fig. 10) reveals
that nearly no oxygen is lost without an oxidizing reac-
tion of Si to SiO there.
For comparison, Si implantation at a lower fluence
(LD) has a negligible influence on the internal dissocia-
tion of SiO2. This is most probably due to the oxidation
of the implanted Si amount. After ion implantation in
SiO2 at doses & 1×1015 cm−2 a complete destruction of
the SiO2 network occurs allowing atmospheric moisture
to penetrate the oxide when the sample is exposed to
normal air.31 The corresponding additional oxygen con-
tent is almost of the same order of the LD implantation
fluence. Thus, in this case after annealing the introduced
Si can be assumed to be oxidized and adapted to the re-
covered SiO2 network leading to a slightly increased ox-
ide thickness without any internal Si/SiO2 interfaces as
needed for a SiO and Vo reaction according to Eqns. (1)
and (5), respectively. The SiO2 dissociation seems not to
be affected by the ion induced oxide damage.
Generally, during annealing at 1150◦C in ultra-pure Ar
ambient a significant part of SiO2 disappears (see SEM
images in Fig. 2, 4 and 9) leaving regions of bare silicon
behind. As shown in Fig. 10(b) this process also con-
sumes Si from the substrate; a similar effect was found
for the reference sample (not shown). The consumption
of bulk Si is a clear indication for a reaction where accord-
ing to Eq. (1) volatile SiO is formed. At the periphery of
the oxide holes humps of Si above the Si/SiO2 interface
plane are observed [Fig. 10(b)]. Such a Si accumulation
was also found by Tromp et al.1 but in a much more pro-
nounced manner. The fact that the Si substrate thickness
increases slightly at the periphery of the hole towards the
Si/SiO2 interface level indicates that during lateral hole
6growth volatile SiO is not formed directly at the Si/SiO2
interface below the oxide but a few nanometers apart
from that. At the oxide hole sidewall and below the re-
maining oxide oxygen interstitials (Io) are continuously
emitted from SiO2 into neighbored Si in correspondence
to Ref. 5 as shown in Fig. 11. These oxygen interstitials
diffuse towards the Si surfaces and form there volatile
SiO under the consumption of surface Si.
Si/SiO2 interface: Si+SiO2→ 2 Si+2 Io (6)
Si surface: 2 Io+2Si→ 2 SiO (g)↑ (7)
Once, an oxide hole has formed and bare Si is existing the
reaction of Io (diffusion through Si) is dominant against
the reaction of Vo (diffusion through SiO2).
IV. SUMMARY
An inhomogeneous dissociation of as-grown and im-
planted thin thermally grown SiO2 films was observed
during annealing at 1150◦C in a rather oxygen free Ar
ambient at normal pressure. During this process not only
SiO2, but also a part of the underlying Si substrate is
consumed. The implanted Si excess disappeared under
consumption of oxygen from the surrounding SiO2 by a
localized process leaving voids in the oxide behind. Both
effects can be explained by the evaporation of SiO. At
Si/SiO2 interfaces and at Si surfaces volatile SiO is gener-
ated by oxidation of Si, however, but similar to Eqns. (1),
(5) and (7), respectively. Under suitable atmospheric
conditions, i.e. low oxygen partial pressure, SiO mole-
cules diffuse mediated by oxygen vacancies through the
disturbed or as-grown SiO2 and evaporate at the oxide
surface into the annealing ambient due to its high vapor
pressure. These processes are clearly enhanced by ion im-
plantation of excess Si (≥ 10 at.% in the oxide) where oxy-
gen vacancies are generated in a high concentration both
at the Si/SiO2 interface due to ion beam mixing during
implantation and around Si precipitates or nanocrystals
within the SiO2. The oxide damage due to ion implan-
tation can be excluded as a reason for SiO2 dissociation.
The growth of an existing oxide hole is clearly not forced
by oxygen vacancy formation. Oxygen interstitials are
emitted from the oxide at the Si/SiO2 interfaces into ad-
jacent Si regions. Nearby at bare Si surfaces volatile SiO
is formed under consumption of bulk Si and oxygen in-
terstitials.
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10 Summary
Aiming at nanodot memory device applications tiny Ge and Si nanocrystals (NC’s) of
1 - 3 nm size are synthesized in thermally grown 20 nm thin gate oxide by low energy ion
implantation and subsequent annealing. Depending on the ion element (Ge or Si), energy
and fluence the NC’s embedded in SiO2 are formed close to the oxide center or in a δ-like
layer close to the Si/SiO2 interface. As high fluences are needed to yield a supersaturation
of impurities inside the oxide necessary for NC formation, dynamic changes in the oxide
composition with respect to the initial SiO2 stoichiometry have to be taken into account
during the low energy ion implantation process. As a consequence oxide swelling and a
sputtering-related oxide surface recession have to be considered for a reliable ion profile
calculation. Here, the ion profiles are adjusted with their maximum close to the oxide
center to achieve a limited impact on the Si/SiO2 interface and Si substrate quality.
In case of such shallow ion implantations in thin oxides the ambience during wafer
handling, cleaning and annealing plays a much pronounced role. Moisture components
(H2O vapor, H
+, OH−) penetrate into the damaged oxide if the wafer is exposed to normal
air conditions leading to an enrichment of hydrogen and oxygen in the near-surface oxide.
The ion beam synthesis requires an annealing step after the ion implantation to recover
the damaged oxide (and Si substrate) and to simulate the NC’s growth. At the same time
the excess oxygen or hydrogen is available to react, e.g. with Ge to GeO2 or to mobile
(volatile) compounds such as GeH4 or GeO. For ion beam synthesis of Si or Ge NC’s the
annealing influences the elemental depth profiles and the corresponding NC distribution
in very different way. In case of Ge+ implantation a considerable Ge redistribution in the
oxide towards the Si substrate is observed accompanied by an elemental loss. Here, Ge
gains a diffusivity in the oxide which is orders of magnitude higher than that of interstitial
Ge. The presented experiments show that both effects, the Ge redistribution and loss,
are related to the formation of highly mobile GeO. The loss refers to GeO which meets
the SiO2 surface and emanates into the annealing ambience. A GeO molecule in SiO2
can be considered to be equivalent to a Ge oxygen-deficient center. Then, the diffusion
mechanism is determined by the correlated Ge and oxygen vacancy movement through
the oxide, i.e., the enhanced Ge mobility in SiO2 is here explained as an oxygen vacancy
assisted process. In case of Si+ implantation the Si NC’s form mainly in the oxide center
without a significant redistribution, whereas the Si excess close to the oxide surface
is oxidized to SiO2. Reducing the impact of oxidants from the annealing ambience, the
thermal treatment is performed by rapid thermal annealing in neutral Ar gas at ultra-low
partial pressure of oxygen. As a consequence at temperatures of T > 1100◦C, which are
much higher than those needed for Si or Ge NC’s synthesis (950 - 1050◦C), a dissociation
of the Si+ implanted and also as-grown thin SiO2 layers is observed and explained by
emanation of SiO.
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Here, the Ge redistribution effect is advantageously used for the formation of a self-
organized δ-like layer of Ge NC’s in vicinity to the Si/SiO2 interface which is a desired
configuration to achieve nanodot memory devices with low programming voltage and/or
times. The vicinal NC formation derives from a parasitic mixing of the Si/SiO2 interface
if the Ge+ implantation cascade meets the Si substrate. Small Si precipitates remain in
the oxide during the thermally activated interface reconstruction. Mobile Ge (GeO) pro-
vided from the oxide depth condenses there leading finally to a considerable growth of Ge
NC’s. The initial Si precipitates get oxidized by oxygen supplied from the trapped GeO
molecules. The Ge NC’s are produced at a size of about 2 nm in a very high density of
about 3×1012 cm−2. Considering direct tunneling as the dominant charge transfer mech-
anism from the Si substrate to the Ge NC layer, an electrical model is developed based
on a floating-gate-like approach to describe the transient programming characteristics of
NC containing thin oxides. Quantum confinement and Coulomb blockade effects of small
Ge NC’s (1 - 6 nm) are discussed and found to be negligible for the present structure. A
close agreement between the calculated write characteristics and experimental data ob-
tained on metal-oxide-semiconductor capacitor devices clearly confirms the validity of the
model. As shown, the programming behavior of nanodot memories is mainly determined
by the distance of the NC’s to the Si substrate. Using this model, for the first time the
distribution of the tunneling oxide thickness dtox is determined from simple programming
characteristics in high precision as confirmed by high-angle annular dark-field scanning
transmission electron microscopy imaging. The evolution of dtox during heat treatment
is discussed in terms of Ostwald ripening whereas dtox increases with annealing time. In
order to study the leackage current through NC containing gate oxides, current-voltage
characteristics are electrically modeled and calculated for gate oxides which contain Si
and Ge NC’s in different distributions, sizes and densities. Structural data needed for
the electrical model are deduced from transmission electron micrographs. The calculated
current transfer characteristics show convincing agreements with measurement results.
Simultaneous current-capacitance measurements confirm that the internal electrical fields
in the oxide are forced by the charged NC’s. The leakage currents through the present
NC containing ion implanted and annealed thin gate oxides are strongly related to the
NC’s location and are not driven by defects generated by ion implantation. Especially
the Ge NC containing oxides enable short programming times at low voltages but only a
short data retention. Thus, the prepared Si or Ge NC containing memory devices show
more DRAM-like or quasi-nonvolatile than real nonvolatile behavior.
The main findings can be summarized as follows:
 Tiny Ge and Si nanocrystals were fabricated in thin gate oxides by ion beam syn-
thesis aiming at nanodot memory devices.
 For a reliable calculation of high fluence low energy ion implantation profiles dy-
namic changes of the oxide composition have to be taken into account, e.g. the
swelling of the oxide and the surface recession due to sputtering.
 Moisture penetrates the damaged oxide due to sample exposure to normal air, clean-
ing and annealing ambiences leading to an enrichment of the oxygen and hydrogen
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content in the near-surface oxide region with consequences for the final distribution
of the nanocrystal sizes and positions.
 A redistribution and partial loss of the implanted Ge was observed and addressed
to the formation of volatile GeO. An enhanced diffusivity of Ge in SiO2 was found
and explained as an oxygen vacancy assisted process.
 A dissociation of as-grown and Si+ implanted thin SiO2 layers was found during
annealing at temperatures of T> 1100◦C in Ar at ultra-low partial pressure of
oxygen which is explained by the emanation of SiO.
 The Ge redistribution effect is advantageously used for the formation of a self-
organized δ-like layer of Ge nanocrystals in vicinity to the Si/SiO2 interface which
is a desired configuration to achieve nanodot memory devices.
 An electrical model is developed based on a floating-gate-like approach to describe
the transient programming and leakage current characteristics of NC containing
thin oxides.
 The distribution of the tunneling oxide thickness between the near-interface Ge
nanocrystals and the Si substrate is determined from simple programming charac-
teristics using the electrical model.
 A comparison of measured with calculated current-voltage characteristics of NC
containing thin gate oxides reveals that the leakage currents are strongly related to
the location of the nanocrystals and not driven by ion implantation caused oxide
defects.
Within this PhD thesis some previous published or submitted publications are included
whereas their internal relation within this thesis is given as follows: The first publication
[V. Beyer and J. v. Borany, Phys. Rev. B, 014107 (2008)] addresses the self-organized
formation of a δ-layer of Ge nanocrystals in thin oxides by ion beam synthesis for the
fabrication of nanodot memory devices. A transient electrical model is developed in the
second publication [V. Beyer, J. v. Borany, and M. Klimenkov, J. Appl. Phys. 101,
094507 (2007)] to describe the programming behavior of such devices. In the third publi-
cation [V. Beyer, J. v. Borany, and M. Klimenkov, Appl. Phys. Lett. 89, 193505 (2006)]
this model is used to determine the distribution of tunneling oxide thicknesses from elec-
trial characteristics of such nanocrystal containing gate oxides. For such oxides also
leakage current characteristics are modeled, calculated and compared to measured data
which is the topic the publication [V. Beyer, J. v. Borany, M. Klimenkov, and T. Mu¨ller,
submitted to J. Appl. Phys., 2009]. The samples were prepared under special annealing
conditions, namely a low partial pressure of oxygen, to reduce a parasitic oxidation of
the embedded nanocystals. However, under these conditions at elevated temperatures a
dissociation of implanted and as-grown oxides was observed and is discussed in detail in
[V. Beyer, J. v. Borany, and K.-H. Heinig, J. Appl. Phys. 101, 053516 (2007)].
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Fundamentally, the author prepared these publications himself, especially regarding
the content, the conception, the underlying experiments, calculations, interpretations
and analysis. The contribution of the co-authors is related in case of Dr. J. von Borany
as the advisor at FZD mainly to very worth- and fruitful discussions supporting in orga-
nizing and performing experiments which is gratefully acknowledged. Dr. K.-H. Heinig
supported in discussions concerning the physics of described diffusion mechanisms and
in KMLC simulations for Si irradiation. Dr. M. Klimenkov and Dr. T. Mu¨ller carried
out all TEM investigations and the KLMC simulation for Si implanation in 20 nm thin
gate oxides, respectively.
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Zusammenfassung
Im Hinblick auf eine mo¨gliche Anwendung als Nanocluster-Speicherbauelement wurden in
20 nm du¨nnen Gateoxiden (SiO2) 1 - 3 nm große Ge and Si Nanocluster synthetisiert, und
zwar mittels Niederenergie-Ionenimplantation und anschliessender Ausheilung. Abha¨ngig
von dem gewa¨hlten Ion (Ge oder Si), dessen Energie und Fluenz wurden die Nanoclus-
ter entweder nahe der Oxidmitte oder in einer sehr schmalen Bereich im Oxid nahe des
darunterliegenden Silizium-Substrates hergestellt. Man beno¨tigt hohe Ionenfluenzen, um
eine hinreichende U¨bersa¨ttigung mit Fremdatomen zu erreichen und somit Nanocluster in
Oxiden mittels Niederenergie-Ionenimplantation erzeugen zu ko¨nnen. Fu¨r die verla¨ßliche
Berechnung der entsprechenden Ionenprofile mu¨ssen dynamische A¨nderungen der SiO2-
Oxidzusammensetzung wa¨hrend der Implantation beru¨cksichtigt werden, so z.B. das An-
schwellen des Oxides durch den Materialeintrag oder der Sputter-bedingte Materialabtrag
an der Oxidoberfla¨che. Die Implantationsparameter wurden so gewa¨hlt, dass die Pro-
filmaxima etwa in der Oxidmitte zu liegen kommen bei gleichzeitig ma¨ßiger Scha¨digung
der Si/SiO2 Grenzfla¨che bzw. des Si Substrates.
Im Falle flacher Implantation in du¨nne Oxide spielt die Umgebungsatmospha¨re wa¨hrend
des Waferhandlings, der Waferreinigung oder der Ausheiung eine deutlich zunehmende
Rolle. Aus der Umgebungsluft ko¨nnen Feuchtekomponenten (H2O, H
+, OH−) in das
gescha¨digte Oxid eindrigen, was oberfla¨chennah im Oxid zu einer Anreicherung von
Wasserstoff und Sauerstoff fu¨hren kann. Nach der Implantation wird ein Ausheilungss-
chritt beno¨tigt, um das Wachstum der Nanocluster zu stimulieren und das gescha¨digte
Oxid (und das Si Substrat) wiederherzustellen. Zur gleichen Zeit kann z.B. das im-
plantierte Germanium mit dem Sauerstoff- bzw. Wasserstoffu¨berschuß des Oxides zu
GeO2 oxidieren oder zu flu¨chtigen Verbindungen wie z.B. zu GeH4 or GeO reagieren.
So beeinflußt der Ausheilungsprozeß bei der Ionenstrahlsynthese von Si und Ge Nan-
oclustern die Tiefenprofile der Elemente und die resultierende Nanoclusterverteilung auf
unterschiedliche Art und Weise.
Nach Ge+ Implantation und Ausheilung wird, begleitet von einem Ge-Verlust, eine
deutliche Umverteilung des Ge im Oxid in Richtung des Si Substrates beobachtet. Dabei
gewinnt Ge im Oxid eine um Gro¨ßenordnungen ho¨here Diffusivita¨t verglichen mit der,
die fu¨r interstitielle Diffusion von Ge in SiO2 bekannt ist. Die pra¨sentierten Experimente
zeigen, dass beide Effekte, die Umverteilung als auch der Verlust, mit der Bildung von sehr
beweglichen GeO Moleku¨len verbunden ist. Der Verlust entsteht, wenn ein diffundieren-
des GeO Moleku¨l an die SiO2 Oberfla¨che gelangt und dort an die Ausheilatmospha¨re
abgegeben wird. Befindet sich ein GeO Moleku¨l im Oxid, kann man sich dieses auch
eingebunden in das SiO2-Netzwerk als einen Ge-basierten Sauerstoffmangeldefekt im Oxid
vorstellen. Dabei kann der Diffusionsmechanismus als ein korrelierter Bewegungsprozess
des eingebundenen Germaniumatoms mit einer Sauerstoffvakanz beschrieben werden. Es
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ko¨nnte sich also bei der erho¨hte Diffusivita¨t des Ge in SiO2 um einen Sauerstoffvakanz-
unterstu¨tzten Prozess handeln.
Im Falle der Si+ Implantation entstehen die Si Nanocluster im Wesentlichen in der
Mitte des Oxides ohne derartig signifikante Umverteilungsprozesse aufzuweisen. Die
eindrigende Feuchte oxidiert den enstandenen Si U¨berschuss im Oxid nahe der Oxi-
doberfla¨che zu SiO2. Um den Einfluß der Oxidanten aus der Ausheilatmospha¨re zu
begrenzen, wurde fu¨r die Temperaturbehandlung ein Kurzausheilschritt gewa¨hlt, der in
Neutralgasatmospha¨re bei a¨ußerst geringem Sauerstoffpartialdruck durchgefu¨hrt wurde.
Allerdings hat das zur Folge, dass bei Temperaturen von T > 1100◦C - welche weit u¨ber
denen liegen, die man Synthese von Si or Ge Nanoclustern beno¨tigt (950 - 1050◦C) -
eine Dissoziation der Si+-implanterten und auch der unimplantierten du¨nnen SiO2 Filme
auftritt. Diese Auflo¨sung des Oxides wird durch das Ausgasen von SiO-Moleku¨len erkla¨rt.
Der Effekt der Ge Umverteilung wird hier vorteilhaft ausgenutzt, indem gezielt eine δ-
Schicht an Ge Nanoclustern in na¨chster Na¨he zur Si/SiO2 Grenzfla¨che selbstorganisierend
erzeugt wurde. Dabei handelt es sich um eine gewu¨nschte Anordnung fu¨r Nanocluster-
basierte Speicherbauelemente, bei denen kleine Programmierspannungen und kurze Pro-
grammierzeiten realisiert werden sollen. Die Erzeugung von Nanoclustern in na¨chster
Na¨he zur Si/SiO2 Grenzfla¨che wird durch parasita¨res Mischen dieser Grenzfla¨chen ermo¨g-
licht, falls die Stoßkaskaden der implantierten Ge+ Ionen das Si Substrat erreichen.
Wa¨hrend der Temperung wird die Grenzfla¨che thermisch aktiviert wiederhergestellt,
wobei kleine Si Pra¨zipitate im Oxid verbleiben. Diffundierende Ge Atome (bzw. GeO
Moleku¨le) aus dem Inneren des Oxides kondensieren an diesen Si Clustern, sammeln
sich dort und wachsen weiter zu Ge Nanoclustern. Dabei werden die anfa¨nglichen
Si Pra¨zipitate durch den Sauerstoff, der durch die eingefangenen GeO Moleku¨len zur
Verfu¨gung gestellt wird, oxidiert. Die Ge Nanocluster entstehen dort in einer Gro¨ße von
etwa 2 nm in einer sehr hohen Fla¨chendichte von etwa 3×1012 cm−2.
Daru¨ber hinaus wurde basierend auf einem Floating-Gate-Ansatz ein elektrisches Mod-
ell zur Beschreibung des transienten Programmierverhaltens Nanocluster-haltiger du¨nner
Gateoxide entwickelt. Dabei wird angenommen, dass der Landungstransfer vom Si
Substrat zu der Ge Nanoclusterschicht durch direktes Tunneln geschieht. Quanten-
confinement und Coulombblockadeeffekte kleiner Ge Nanokristalle (1 - 6 nm) werden
diskutiert, ko¨nnen aber fu¨r die vorliegenden Strukturen als vernachla¨ssigbar angesehen
werden. Eine deutliche U¨bereinstimmung des berechneten Programmierverhaltens mit
den experimentellen Daten, die an Metall-Oxid-Halbleiter Kapazita¨tststrukturen gewon-
nen wurden, besta¨tigt die Gu¨ltigkeit des Modells. Es wird gezeigt, dass das Program-
mierverhalten der Nanodot-Speicher im Wesentlichen von der Tunneldistanz zwischen
den Nanokristallen und dem Si Substrat anha¨ngt. Unter Beru¨cksichtigung dieses Mod-
ells gelang es erstmals, eine Verteilung der Tunneloxiddicken dtox aus gemessenen Pro-
grammierkurven zu bestimmen und zwar mit recht hoher Genauigkeit, wie Bilder aus
Transmissionselektronenmikroskopiemessungen zeigen (aufgenommen im ”high-angle an-
nular dark-field” Modus). Die A¨nderung von dtox wa¨hrend der Temperaturbehandlung
wird anhand von Ostwald-Reifen diskutiert, wobei dtox mit fortschreitender Ausheilzeit
anwa¨chst. Zur Beschreibung von Leckstro¨men durch Nancluster-haltiger Oxide wur-
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den Strom-Spannungs-Charakteristika elektrisch modelliert und berechnet, und zwar
fu¨r Gate-Oxide, die Si oder Ge Nanocluster in unterscheidlicher Verteilung, Gro¨ße und
Fla¨chendichte enthalten. Die dafu¨r beno¨tigten Strukturinformationen wurden aus Trans-
missionselektronenmikroskopiedaten gewonnen. Die berechneten Stromtransfercharak-
teristika weisen wesentliche U¨bereinstimmungen mit den entsprechenden Meßdaten auf.
Messungen, bei denen gleichzeitig Strom und Kapazita¨tsdaten aufgenommen wurden,
besta¨tigen, dass die elektrischen Felder innerhalb des Oxides durch die o¨rtliche Verteilung
geladener Cluster bestimmt sind. Nach Ionenimplantation und anschließender Ausheilung
ha¨ngen die Leckstro¨me durch die hier untersuchten clusterhaltigen du¨nnen Gateoxide im
Wesentlichen von der Lage der Nanocluster ab und werden nicht durch implantationsbe-
dingte Oxiddefekte bestimmt.
Insbesondere fu¨r die Ge Nanocluster-haltigen Oxiden lassen sich kurze Programmier-
zeiten und geringe Programmierspannungen realisieren, allerdings bei nur kurzer Ladungs-
haltung. Somit zeigen die hergestellten Si und Ge Nanocluster-haltigen Speicherbauele-
mente eher ein Verhalten eines flu¨chtigen Speichers (DRAM) bzw. ein quasi-nichtflu¨chtiges
Speicherverhalten. Als nichtflu¨chtige Speicher sind diese Bauelemente daher nicht oder
nur bedingt verwendbar.
Im Folgenden sind die wesentlichen Ergebnisse nochmals zusammengefasst:
 Sehr kleine Ge and Si Nanokristalle wurden in du¨nnen Gateoxiden mittels Ionen-
strahlsynthese hergestellt, wobei als Anwendung ein Nanopunkt-Speicherbauelement
im Fokus stand.
 Es wurde festgestellt, dass bei hohen Fluenzen und geringe Implantationsenergien
dynamische A¨nderungen der Oxidzusammensetzung, wie z.B. das Anschwellen des
Oxides oder der sputterbedingte Abtrag der Oxidoberfla¨che, fu¨r eine verla¨ssliche
Bestimmung von Ionenimplantationsprofilen beru¨cksichtigt werden mu¨ssen.
 Wa¨hrend der Lagerung an Luft oder wa¨hrend der Reinigungs- bzw. Ausheilproze-
duren dringt Feuchtigkeit in das gescha¨digte Oxid oberfla¨chennah ein und fu¨hrt dort
zu einer Erho¨hung des Wasserstoff und Sauerstoffgehaltes. Dies hat wiederum Kon-
sequenzen fu¨r die Lage- und Gro¨ßenverteilung der im Oxid erzeugten Nanokristalle.
 Sowohl eine Umverteilung als auch ein teilweiser Verlust des implantierten Germa-
niums wurde beobachtet und mit der Bildung von flu¨chtigem Germaniummonoxid
(GeO) begru¨ndet. Ebenso wurde eine erho¨hte Diffusivita¨t von Ge in SiO2 gefunden,
die hier als ein Sauerstoffvakanz-unterstu¨tzter Prozess erkla¨rt wird.
 Wa¨hrend der Ausheilung der Oxide in Argon bei gleichzeitig besonders niedrigem
Sauerstoffpartialdruck bei Temperaturen von T> 1100◦C tritt eine Dissoziation der
thermisch gewachsenen implantierten und nicht-implantierten du¨nnen Siliziumoxide
(SiO2) auf und zwar verursacht durch die Bildung von flu¨chtigem Siliziummonoxid
(SiO).
 Der Effekt der Ge Umverteilung wurde vorteilhaft genutzt, um selbstorganisiert
eine du¨nne Schicht an Ge Nanokristallen mit einer sehr schmalen Verteilung im
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Oxid nahe der Si/SiO2 Grenzfla¨che zu erzeugen. Dabei handelt es sich um eine
Anordnung, wie sie fu¨r Nanopunkt-Speicherbauelemente gewu¨nscht wird.
 Basierend auf der ”Floating-Gate”-Na¨herung wurde ein elektrisches Modell fu¨r
die Beschreibung des transienten Programmier- und Leckstromverhaltens du¨nner
Nanocluster-haltiger Oxide entwickelt.
 Mithilfe dieses Modells gelang es erstmals die Verteilung der Tunneloxiddicken zwis-
chen den grenzfla¨chennahe Ge Nanoclustern und dem Si Substrat aus einfachen
Programmiercharakteristika zu bestimmen.
 Ein Vergleich von gemessenen und gerechneten Strom-Spannungskennlinien Nano-
cluster-haltiger du¨nner Gateoxide zeigt, dass die Leckstro¨me im Wesentlichen von
der Lage der Nanocluster abha¨ngen und nicht durch ionenimplantationsbedingte
Oxiddefekte bestimmt sind.
Der inhaltliche Zusammenhang der enthaltenen Publikationen ergibt sich wie folgt: In
der ersten Publikation [V. Beyer and J. v. Borany, Phys. Rev. B, 014107 (2008)] wird
die selbstorganisierte Bildung von Ge Nanoclustern beschrieben, wie sie wa¨hrend deren
Ionenstrahlsynthese in du¨nnen Gateoxiden zu beobachten ist. Dabei ist deren schmale
Ortsverteilung ein wichtiges Kritierium fu¨r die Nutzung als Nanodot-Speicherbauelement.
In der zweiten Publikation [V. Beyer, J. v. Borany, and M. Klimenkov, J. Appl. Phys.
101, 094507 (2007)] wird ein transientes elektrisches Modell fu¨r die Beschreibung des
Programmierverhalten solcher Bauelemente entwickelt. Dieses Modell wird in der drit-
ten Vero¨ffentlichung [V. Beyer, J. v. Borany, and M. Klimenkov, Appl. Phys. Lett.
89, 193505 (2006)] dafu¨r verwendet, die Verteilung der Tunneloxiddicken aus elektrischen
Kennlinien Nanocluster-haltiger Gateoxide zu bestimmen. Fu¨r solche Oxide wurden auch
Leckstrom-Charakteristika modelliert, berechnet und mit Meßdaten verglichen [V. Beyer,
J. v. Borany, M. Klimenkov, and T. Mu¨ller, eingereicht bei J. Appl. Phys., 2009]. Die hier
diskutierten Proben wurden unter besonderen Ausheilbedingungen hergestellt, na¨mlich
bei sehr geringen Sauerstoffpartialdruck, um die parasita¨re Oxidation der eingebetteten
Nanocluster zu unterdru¨cken. Unter diesen Bedingungen aber ho¨heren Ausheiltempera-
turen (T> 1100◦C) konnte eine Dissoziation der implantierten und thermisch erzeugten
Gateoxide festgestellt werden, die in [V. Beyer, J. v. Borany, and K.-H. Heinig, J. Appl.
Phys. 101, 053516 (2007)] detailliert diskutiert wird.
Der Verfasser hat diese Publikationen inhaltlich selbststa¨ndig konzipiert, erarbeitet
und verfasst, sowie die zugrunde liegendenden Experimente, Berechungen, Messungen
und Auswertung im Wesentlichen selbst durchgefu¨hrt. Die Mitarbeit der genannten Mi-
tautoren lag im Falle von Herrn Dr. J. von Borany als fachlichem Betreuer am FZD
insbesondere in der sehr wertvollen fachlichen Diskussion und der Unterstu¨tzung bei der
Durchfu¨hrung von Experimenten. Fachlichen Diskussionen mit Herrn Dr. K.-H. Heinig
waren sehr hilfreich insbesondere hinsichtlich der beschriebenen Diffusionsmechanismen
und KMLC Simulationen fu¨r den Fall der Si Durchstrahlung. Dr. M. Klimenkov un-
terstu¨tze bei der Erzeugung und Interpretation der gezeigten TEM Bilder und Dr. T.
Mu¨ller fu¨hrte die KLMC Simulation fu¨r die Si-implantierten Gateoxide durch.
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